

TQFP, BGA  
Commercial Temp  
Industrial Temp

**256K x 18, 128K x 32, 128K x 36**  
**4Mb Sync Burst SRAMs**

**180 MHz–100 MHz**  
**3.3 V V<sub>DD</sub>**  
**3.3 V and 2.5 V I/O**

## Features

- $\overline{FT}$  pin for user-configurable flow through or pipelined operation
- Single Cycle Deselect (SCD) operation
- 3.3 V +10%/–5% core power supply
- 2.5 V or 3.3 V I/O supply
- $\overline{LBO}$  pin for Linear or Interleaved Burst mode
- Internal input resistors on mode pins allow floating mode pins
- Default to Interleaved Pipelined mode
- Byte Write ( $\overline{BW}$ ) and/or Global Write ( $\overline{GW}$ ) operation
- Common data inputs and data outputs
- Clock control, registered, address, data, and control
- Internal self-timed write cycle
- Automatic power-down for portable applications
- JEDEC standard 100-lead TQFP or 119-bump BGA packages
- RoHS-compliant 100-lead TQFP and 119-bump BGA packages available

## Functional Description

### Applications

The GS84018/32/36A is a 4,718,592-bit (4,194,304-bit for x32 version) high performance synchronous SRAM with a 2-bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPUs, the device now finds application in synchronous SRAM applications ranging from DSP main store to networking chip set support. The GS84018/32/36A is available in a JEDEC standard 100-lead TQFP or 119-Bump BGA package.

### Controls

Addresses, data I/Os, chip enables ( $\overline{E}_1$ ,  $E_2$ ,  $\overline{E}_3$ ), address burst control inputs ( $\overline{ADSP}$ ,  $\overline{ADSC}$ ,  $\overline{ADV}$ ), and write control inputs ( $\overline{Bx}$ ,  $\overline{BW}$ ,  $\overline{GW}$ ) are synchronous and are controlled by a positive-edge-triggered clock input (CK). Output enable ( $\overline{G}$ ) and power down control (ZZ) are asynchronous inputs. Burst cycles can be initiated with either  $\overline{ADSP}$  or  $\overline{ADSC}$  inputs. In

Burst mode, subsequent burst addresses are generated internally and are controlled by  $\overline{ADV}$ . The burst address counter may be configured to count in either linear or interleave order with the Linear Burst Order ( $\overline{LBO}$ ) input. The burst function need not be used. New addresses can be loaded on every cycle with no degradation of chip performance.

### Flow Through/Pipeline Reads

The function of the Data Output register can be controlled by the user via the  $\overline{FT}$  mode pin/bump (pin 14 in the TQFP and bump 5R in the BGA). Holding the  $\overline{FT}$  mode pin/bump low places the RAM in Flow Through mode, causing output data to bypass the Data Output Register. Holding  $\overline{FT}$  high places the RAM in Pipelined mode, activating the rising-edge-triggered Data Output Register.

### SCD Pipelined Reads

The GS84018/32/36A is an SCD (Single Cycle Deselect) pipelined synchronous SRAM. DCD (Dual Cycle Deselect) versions are also available. SCD SRAMs pipeline deselect commands one stage less than read commands. SCD RAMs begin turning off their outputs immediately after the deselect command has been captured in the input registers.

### Byte Write and Global Write

Byte write operation is performed by using byte write enable ( $\overline{BW}$ ) input combined with one or more individual byte write signals ( $\overline{Bx}$ ). In addition, Global Write ( $\overline{GW}$ ) is available for writing all bytes at one time, regardless of the Byte Write control inputs.

### Sleep Mode

Low power (Sleep mode) is attained through the assertion (High) of the ZZ signal, or by stopping the clock (CK). Memory data is retained during Sleep mode.


### Core and Interface Voltages

The GS84018/32/36A operates on a 3.3 V power supply and all inputs/outputs are 3.3 V- and 2.5 V-compatible. Separate output power (V<sub>DDQ</sub>) pins are used to de-couple output noise from the internal circuit.

## Parameter Synopsis


		-180	-166	-150	-100
Pipeline 3-1-1-1	tCycle	5.5 ns	6.0 ns	6.6 ns	10 ns
	tkQ	3.0 ns	3.5 ns	3.8 ns	4.5 ns
	I <sub>DD</sub>	335 mA	310 mA	280 mA	190 mA
Flow Through 2-1-1-1	tkQ	8 ns	8.5 ns	10 ns	12 ns
	tCycle	9 ns	10 ns	12 ns	15 ns
	I <sub>DD</sub>	210 mA	190 mA	165 mA	135 mA

GS84018A 100-Pin TQFP Pinout (Package T)




**Note:**  
Pins marked with NC can be tied to either V<sub>DD</sub> or V<sub>SS</sub>. These pins can also be left floating.

GS84032A 100-Pin TQFP Pinout (Package T)



**Note:**  
Pins marked with NC can be tied to either VDD or VSS. These pins can also be left floating.

GS84036A 100-Pin TQFP Pinout (Package T)



**Note:**  
Pins marked with NC can be tied to either VDD or VSS. These pins can also be left floating.

**TQFP Pin Description**

<b>Symbol</b>	<b>Type</b>	<b>Description</b>
A <sub>0</sub> , A <sub>1</sub>	I	Address field LSBs and Address Counter preset Inputs
A	I	Address Inputs
$\overline{B}_A$	In	Byte Write signal for data inputs DQ <sub>A</sub> ; active low
$\overline{B}_B$	In	Byte Write signal for data inputs DQ <sub>B</sub> ; active low
$\overline{B}_C$	In	Byte Write signal for data inputs DQ <sub>C</sub> ; active low
$\overline{B}_D$	In	Byte Write signal for data inputs DQ <sub>D</sub> ; active low
$\overline{BW}$	I	Byte Write—Writes all enabled bytes; active low
CK	I	Clock Input Signal; active high
$\overline{GW}$	I	Global Write Enable—Writes all bytes; active low
$\overline{E}_1$ , $\overline{E}_3$	I	Chip Enable; active low
E <sub>2</sub>	I	Chip Enable; active high
$\overline{G}$	I	Output Enable; active low
$\overline{ADV}$	I	Burst address counter advance enable; active low
$\overline{ADSP}$ , $\overline{ADSC}$	I	Address Strobe (Processor, Cache Controller); active low
DQ <sub>A</sub>	I/O	Byte A Data Input and Output pins
DQ <sub>B</sub>	I/O	Byte B Data Input and Output pins
DQ	I/O	Byte C Data Input and Output pins
DQ <sub>D</sub>	I/O	Byte D Data Input and Output pins
DQP <sub>A</sub>	I/O	9th Data I/O Pin; Byte A
DQP <sub>B</sub>	I/O	9th Data I/O Pin; Byte B
DQP <sub>C</sub>	I/O	9th Data I/O Pin; Byte C
DQP <sub>D</sub>	I/O	9th Data I/O Pin; Byte D
ZZ	I	Sleep Mode control; active high
$\overline{FT}$	I	Flow Through or Pipeline mode; active low
LBO	I	Linear Burst Order mode; active low
V <sub>DD</sub>	I	Core power supply
V <sub>SS</sub>	I	I/O and Core Ground
V <sub>DDQ</sub>	I	Output driver power supply
NC	-	No Connect

**GS84018A Pad Out—119-Bump BGA—Top View (Package B)**

	1	2	3	4	5	6	7
<b>A</b>	V <sub>DDQ</sub>	A	A	$\overline{\text{ADSP}}$	A	A	V <sub>DDQ</sub>
<b>B</b>	NC	E <sub>2</sub>	A	$\overline{\text{ADSC}}$	A	$\overline{\text{E}}_3$	NC
<b>C</b>	NC	A	A	V <sub>DD</sub>	A	A	NC
<b>D</b>	DQB	NC	V <sub>SS</sub>	NC	V <sub>SS</sub>	DQPA	NC
<b>E</b>	NC	DQB	V <sub>SS</sub>	$\overline{\text{E}}_1$	V <sub>SS</sub>	NC	DQA
<b>F</b>	V <sub>DDQ</sub>	NC	V <sub>SS</sub>	$\overline{\text{G}}$	V <sub>SS</sub>	DQA	V <sub>DDQ</sub>
<b>G</b>	NC	DQB	$\overline{\text{B}}_B$	$\overline{\text{ADV}}$	NC	NC	DQA
<b>H</b>	DQB	NC	V <sub>SS</sub>	$\overline{\text{GW}}$	V <sub>SS</sub>	DQA	NC
<b>J</b>	V <sub>DDQ</sub>	V <sub>DD</sub>	NC	V <sub>DD</sub>	NC	V <sub>DD</sub>	V <sub>DDQ</sub>
<b>K</b>	NC	DQB	V <sub>SS</sub>	CK	V <sub>SS</sub>	NC	DQA
<b>L</b>	DQB	NC	NC	NC	$\overline{\text{B}}_A$	DQA	NC
<b>M</b>	V <sub>DDQ</sub>	DQB	V <sub>SS</sub>	$\overline{\text{BW}}$	V <sub>SS</sub>	NC	V <sub>DDQ</sub>
<b>N</b>	DQB	NC	V <sub>SS</sub>	A <sub>1</sub>	V <sub>SS</sub>	DQA	NC
<b>P</b>	NC	DQP <sub>B</sub>	V <sub>SS</sub>	A <sub>0</sub>	V <sub>SS</sub>	NC	DQA
<b>R</b>	NC	A	$\overline{\text{LBO}}$	V <sub>DD</sub>	$\overline{\text{FT}}$	A	NC
<b>T</b>	NC	A	A	NC	A	A	ZZ
<b>U</b>	V <sub>DDQ</sub>	NC	NC	NC	NC	NC	V <sub>DDQ</sub>

## GS84032A Pad Out—119-Bump BGA—Top View (Package B)

	1	2	3	4	5	6	7
A	V <sub>DDQ</sub>	A	A	$\overline{\text{ADSP}}$	A	A	V <sub>DDQ</sub>
B	NC	E2	A	$\overline{\text{ADSC}}$	A	$\overline{\text{E3}}$	NC
C	NC	A	A	V <sub>DD</sub>	A	A	NC
D	DQc	NC	V <sub>SS</sub>	NC	V <sub>SS</sub>	NC	DQb
E	DQc	DQc	V <sub>SS</sub>	$\overline{\text{E1}}$	V <sub>SS</sub>	DQb	DQb
F	V <sub>DDQ</sub>	DQc	V <sub>SS</sub>	$\overline{\text{G}}$	V <sub>SS</sub>	DQb	V <sub>DDQ</sub>
G	DQc	DQc	$\overline{\text{Bc}}$	$\overline{\text{ADV}}$	$\overline{\text{Bb}}$	DQb	DQb
H	DQc	DQc	V <sub>SS</sub>	$\overline{\text{GW}}$	V <sub>SS</sub>	DQb	DQb
J	V <sub>DDQ</sub>	V <sub>DD</sub>	NC	V <sub>DD</sub>	NC	V <sub>DD</sub>	V <sub>DDQ</sub>
K	DQd	DQd	V <sub>SS</sub>	CK	V <sub>SS</sub>	DQA	DQA
L	DQd	DQd	$\overline{\text{Bd}}$	NC	$\overline{\text{Ba}}$	DQA	DQA
M	V <sub>DDQ</sub>	DQd	V <sub>SS</sub>	$\overline{\text{Bw}}$	V <sub>SS</sub>	DQA	V <sub>DDQ</sub>
N	DQd	DQd	V <sub>SS</sub>	A1	V <sub>SS</sub>	DQA	DQA
P	DQd	NC	V <sub>SS</sub>	A0	V <sub>SS</sub>	NC	DQA
R	NC	A	$\overline{\text{LBo}}$	V <sub>DD</sub>	$\overline{\text{Ft}}$	A	NC
T	NC	NC	A	A	A	NC	ZZ
U	V <sub>DDQ</sub>	NC	NC	NC	NC	NC	V <sub>DDQ</sub>

## GS84036A Pad Out—119-Bump BGA—Top View (Package B)


	1	2	3	4	5	6	7
A	V <sub>DDQ</sub>	A	A	$\overline{\text{ADSP}}$	A	A	V <sub>DDQ</sub>
B	NC	E2	A	$\overline{\text{ADSC}}$	A	$\overline{\text{E3}}$	NC
C	NC	A	A	V <sub>DD</sub>	A	A	NC
D	DQc	DQPc	V <sub>SS</sub>	NC	V <sub>SS</sub>	DQPb	DQb
E	DQc	DQc	V <sub>SS</sub>	$\overline{\text{E1}}$	V <sub>SS</sub>	DQb	DQb
F	V <sub>DDQ</sub>	DQc	V <sub>SS</sub>	$\overline{\text{G}}$	V <sub>SS</sub>	DQb	V <sub>DDQ</sub>
G	DQc2	DQc	$\overline{\text{Bc}}$	$\overline{\text{ADV}}$	$\overline{\text{Bb}}$	DQb	DQb2
H	DQc	DQc	V <sub>SS</sub>	$\overline{\text{GW}}$	V <sub>SS</sub>	DQb	DQb
J	V <sub>DDQ</sub>	V <sub>DD</sub>	NC	V <sub>DD</sub>	NC	V <sub>DD</sub>	V <sub>DDQ</sub>
K	DQd	DQd	V <sub>SS</sub>	CK	V <sub>SS</sub>	DQA	DQA
L	DQd	DQd	$\overline{\text{Bd}}$	NC	$\overline{\text{Ba}}$	DQA	DQA
M	V <sub>DDQ</sub>	DQd	V <sub>SS</sub>	$\overline{\text{Bw}}$	V <sub>SS</sub>	DQA	V <sub>DDQ</sub>
N	DQd	DQd	V <sub>SS</sub>	A1	V <sub>SS</sub>	DQA	DQA
P	DQd	DQPd	V <sub>SS</sub>	A0	V <sub>SS</sub>	DQPA	DQA
R	NC	A	$\overline{\text{LBO}}$	V <sub>DD</sub>	$\overline{\text{FT}}$	A	NC
T	NC	NC	A	A	A	NC	ZZ
U	V <sub>DDQ</sub>	NC	NC	NC	NC	NC	V <sub>DDQ</sub>



**BGA Pin Description**

Symbol	Type	Description
A <sub>0</sub> , A <sub>1</sub>	I	Address field LSBs and Address Counter Preset Inputs
A	I	Address Inputs
$\overline{B}_A$	In	Byte Write signal for data inputs DQ <sub>A</sub> ; active low
$\overline{B}_B$	In	Byte Write signal for data inputs DQ <sub>B</sub> ; active low
$\overline{B}_C$	In	Byte Write signal for data inputs DQ <sub>C</sub> ; active low
$\overline{B}_D$	In	Byte Write signal for data inputs DQ <sub>D</sub> ; active low
CK	I	Clock Input Signal; active high
$\overline{B}W$	I	Byte Write—Writes all enabled bytes; active low
$\overline{G}W$	I	Global Write Enable—Writes all bytes; active low
$\overline{E}_1, \overline{E}_3$	I	Chip Enable; active low
E <sub>2</sub>	I	Chip Enable; active high
$\overline{G}$	I	Output Enable; active low
$\overline{A}DV$	I	Burst address counter advance enable; active low
$\overline{A}DSP, \overline{A}DSC$	I	Address Strobe (Processor, Cache Controller); active low
DQ <sub>A</sub>	I/O	Byte A Data Input and Output pins
DQ <sub>B</sub>	I/O	Byte B Data Input and Output pins
DQ <sub>C</sub>	I/O	Byte C Data Input and Output pins
DQ <sub>D</sub>	I/O	Byte D Data Input and Output pins
DQP <sub>A</sub>	I/O	9th Data I/O Pin; Byte A
DQP <sub>B</sub>	I/O	9th Data I/O Pin; Byte B
DQP <sub>C</sub>	I/O	9th Data I/O Pin; Byte C
DQP <sub>D</sub>	I/O	9th Data I/O Pin; Byte D
ZZ	I	Sleep Mode control; active high
$\overline{F}T$	I	Flow Through or Pipeline mode; active low
$\overline{L}BO$	I	Linear Burst Order mode; active low
V <sub>DD</sub>	I	Core power supply
V <sub>SS</sub>	I	I/O and Core Ground
V <sub>DDQ</sub>	I	Output driver power supply
NC	-	No Connect

GS84018/32/36A Block Diagram



Note: Only x36 version shown for simplicity.

**Mode Pin Functions**

Mode Name	Pin Name	State	Function
Burst Order Control	$\overline{\text{LBO}}$	L	Linear Burst
		H or NC	Interleaved Burst
Output Register Control	$\overline{\text{FT}}$	L	Flow Through
		H or NC	Pipeline
Power Down Control	ZZ	L or NC	Active
		H	Standby, $I_{DD} = I_{SB}$

**Note:**

There are pull-up devices on  $\overline{\text{LBO}}$  and  $\overline{\text{FT}}$  pins and a pull down device on the ZZ pin, so those input pins can be unconnected and the chip will operate in the default states as specified in the above tables.

**Burst Counter Sequences**
**Linear Burst Sequence**

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	10	11	00
3rd address	10	11	00	01
4th address	11	00	01	10

**Note:**

The burst counter wraps to initial state on the 5th clock.

**Interleaved Burst Sequence**

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	00	11	10
3rd address	10	11	00	01
4th address	11	10	01	00

**Note:**

The burst counter wraps to initial state on the 5th clock.

**Byte Write Truth Table**

Function	$\overline{GW}$	$\overline{BW}$	$\overline{BA}$	$\overline{BB}$	$\overline{BC}$	$\overline{BD}$	Notes
Read	H	H	X	X	X	X	1
Read	H	L	H	H	H	H	1
Write byte A	H	L	L	H	H	H	2, 3
Write byte B	H	L	H	L	H	H	2, 3
Write byte c	H	L	H	H	L	H	2, 3, 4
Write byte D	H	L	H	H	H	L	2, 3, 4
Write all bytes	H	L	L	L	L	L	2, 3, 4
Write all bytes	L	X	X	X	X	X	

**Notes:**

1. All byte outputs are active in read cycles regardless of the state of Byte Write Enable inputs.
2. Byte Write Enable inputs  $\overline{BA}$ ,  $\overline{BB}$ ,  $\overline{BC}$  and/or  $\overline{BD}$  may be used in any combination with  $\overline{BW}$  to write single or multiple bytes.
3. All byte I/Os remain High-Z during all write operations regardless of the state of Byte Write Enable inputs.
4. Bytes "c" and "d" are only available on the x32 and x36 versions.


**Synchronous Truth Table**

Operation	Address Used	State Diagram Key <sup>5</sup>	$\bar{E}_1$	$E^2$	$\overline{ADSP}$	$\overline{ADSC}$	$\overline{ADV}$	$W^3$	$DQ^4$
<b>Deselect Cycle, Power Down</b>	<b>None</b>	<b>X</b>	<b>H</b>	<b>X</b>	<b>X</b>	<b>L</b>	<b>X</b>	<b>X</b>	<b>High-Z</b>
Deselect Cycle, Power Down	None	X	L	F	L	X	X	X	High-Z
<b>Deselect Cycle, Power Down</b>	<b>None</b>	<b>X</b>	<b>L</b>	<b>F</b>	<b>H</b>	<b>L</b>	<b>X</b>	<b>X</b>	<b>High-Z</b>
Read Cycle, Begin Burst	External	R	L	T	L	X	X	X	Q
<b>Read Cycle, Begin Burst</b>	<b>External</b>	<b>R</b>	<b>L</b>	<b>T</b>	<b>H</b>	<b>L</b>	<b>X</b>	<b>F</b>	<b>Q</b>
<b>Write Cycle, Begin Burst</b>	<b>External</b>	<b>W</b>	<b>L</b>	<b>T</b>	<b>H</b>	<b>L</b>	<b>X</b>	<b>T</b>	<b>D</b>
<i>Read Cycle, Continue Burst</i>	<i>Next</i>	<i>CR</i>	<i>X</i>	<i>X</i>	<i>H</i>	<i>H</i>	<i>L</i>	<i>F</i>	<i>Q</i>
Read Cycle, Continue Burst	Next	CR	H	X	X	H	L	F	Q
<i>Write Cycle, Continue Burst</i>	<i>Next</i>	<i>CW</i>	<i>X</i>	<i>X</i>	<i>H</i>	<i>H</i>	<i>L</i>	<i>T</i>	<i>D</i>
Write Cycle, Continue Burst	Next	CW	H	X	X	H	L	T	D
Read Cycle, Suspend Burst	Current		X	X	H	H	H	F	Q
Read Cycle, Suspend Burst	Current		H	X	X	H	H	F	Q
Write Cycle, Suspend Burst	Current		X	X	H	H	H	T	D
Write Cycle, Suspend Burst	Current		H	X	X	H	H	T	D

**Notes:**


1. X = Don't Care, H = High, L = Low.
2. E = T (True) if  $E_2 = 1$  and  $\bar{E}_3 = 0$ ; E = F (False) if  $E_2 = 0$  or  $\bar{E}_3 = 1$ .
3. W = T (True) and F (False) is defined in the Byte Write Truth Table preceding.
4.  $\bar{G}$  is an asynchronous input.  $\bar{G}$  can be driven high at any time to disable active output drivers.  $\bar{G}$  low can only enable active drivers (shown as "Q" in the Truth Table above).
5. All input combinations shown above are tested and supported. Input combinations shown in gray boxes need not be used to accomplish basic synchronous or synchronous burst operations and may be avoided for simplicity.
6. Tying  $\overline{ADSP}$  high and  $\overline{ADSC}$  low allows simple non-burst synchronous operations. See **BOLD** items above.
7. Tying  $\overline{ADSP}$  high and  $\overline{ADV}$  low while using  $\overline{ADSC}$  to load new addresses allows simple burst operations. See *ITALIC* items above.

Simplified State Diagram



Notes:

1. The diagram shows only supported (tested) synchronous state transitions. The diagram presumes  $\overline{G}$  is tied Low.
2. The upper portion of the diagram assumes active use of only the Enable ( $\overline{E}_1, E_2, \overline{E}_3$ ) and Write ( $\overline{B}_A, \overline{B}_B, \overline{B}_C, \overline{B}_D, \overline{B}_W$  and  $\overline{G}_W$ ) control inputs and that  $\overline{ADSP}$  is tied high and  $\overline{ADSC}$  is tied low.
3. The upper and lower portions of the diagram together assume active use of only the Enable, Write and  $\overline{ADSC}$  control inputs and assumes  $\overline{ADSP}$  is tied high and  $\overline{ADV}$  is tied low.

Simplified State Diagram with  $\overline{G}$ 

**Notes:**

1. The diagram shows supported (tested) synchronous state transitions plus supported transitions that depend upon the use of  $\overline{G}$ .
2. Use of "Dummy Reads" (Read Cycles with  $\overline{G}$  High) may be used to make the transition from Read cycles to Write cycles without passing through a Deselect cycle. Dummy Read cycles increment the address counter just like normal Read cycles.
3. Transitions shown in grey tone assume  $\overline{G}$  has been pulsed high long enough to turn the RAM's drivers off and for incoming data to meet Data Input Set Up Time.

**Absolute Maximum Ratings**

 (All voltages reference to  $V_{SS}$ )

Symbol	Description	Value	Unit
$V_{DD}$	Voltage on $V_{DD}$ Pins	-0.5 to 4.6	V
$V_{DDQ}$	Voltage in $V_{DDQ}$ Pins	-0.5 to 4.6	V
$V_{I/O}$	Voltage on I/O Pins	-0.5 to $V_{DDQ} + 0.5$ ( $\leq 4.6$ V max.)	V
$V_{IN}$	Voltage on Other Input Pins	-0.5 to $V_{DD} + 0.5$ ( $\leq 4.6$ V max.)	V
$I_{IN}$	Input Current on Any Pin	+/-20	mA
$I_{OUT}$	Output Current on Any I/O Pin	+/-20	mA
$P_D$	Package Power Dissipation	1.5	W
$T_{STG}$	Storage Temperature	-55 to 125	°C
$T_{BIAS}$	Temperature Under Bias	-55 to 125	°C

**Note:**

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.

**Power Supply Voltage Ranges**

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
3.3 V Supply Voltage	$V_{DD}$	3.0	3.3	3.6	V	
3.3 V $V_{DDQ}$ I/O Supply Voltage	$V_{DDQ3}$	3.0	3.3	3.6	V	
2.5 V $V_{DDQ}$ I/O Supply Voltage	$V_{DDQ2}$	2.3	2.5	2.7	V	

**Notes:**

1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
2. Input Under/overshoot voltage must be  $-2\text{ V} > V_i < V_{DDn} + 2\text{ V}$  not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.



**Logic Levels**

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
$V_{DD}$ Input High Voltage	$V_{IH}$	2.0	—	$V_{DD} + 0.3$	V	1
$V_{DD}$ Input Low Voltage	$V_{IL}$	-0.3	—	0.8	V	1
$V_{DDQ3}$ I/O Input High Voltage	$V_{IHQ3}$	2.0	—	$V_{DDQ} + 0.3$	V	1,3
$V_{DDQ3}$ I/O Input Low Voltage	$V_{ILQ3}$	-0.3	—	0.8	V	1,3
$V_{DDQ2}$ I/O Input High Voltage	$V_{IHQ2}$	$0.6 * V_{DD}$	—	$V_{DDQ} + 0.3$	V	1,3
$V_{DDQ2}$ I/O Input Low Voltage	$V_{ILQ2}$	-0.3	—	$0.3 * V_{DD}$	V	1,3

**Notes:**



- The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- Input Under/overshoot voltage must be  $-2\text{ V} > V_i < V_{DDn} + 2\text{ V}$  not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.
- $V_{IHQ}$  (max) is voltage on  $V_{DDQ}$  pins plus 0.3 V.

**Recommended Operating Temperatures**

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
Ambient Temperature (Commercial Range Versions)	$T_A$	0	25	70	°C	2
Ambient Temperature (Industrial Range Versions)	$T_A$	-40	25	85	°C	2

**Notes:**

- The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- Input Under/overshoot voltage must be  $-2\text{ V} > V_i < V_{DDn} + 2\text{ V}$  not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.

**Undershoot Measurement and Timing**

**Overshoot Measurement and Timing**


### Capacitance

( $T_A = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ ,  $V_{DD} = 2.5\text{ V}$ )

Parameter	Symbol	Test conditions	Typ.	Max.	Unit
Input Capacitance	$C_{IN}$	$V_{IN} = 0\text{ V}$	4	5	pF
Input/Output Capacitance	$C_{I/O}$	$V_{OUT} = 0\text{ V}$	6	7	pF

**Note:**


These parameters are sample tested.

### AC Test Conditions

Parameter	Conditions
Input high level	$V_{DD} - 0.2\text{ V}$
Input low level	$0.2\text{ V}$
Input slew rate	$1\text{ V/ns}$
Input reference level	$V_{DD}/2$
Output reference level	$V_{DDQ}/2$
Output load	<b>Fig. 1</b>

**Notes:**

1. Include scope and jig capacitance.
2. Test conditions as specified with output loading as shown in **Fig. 1** unless otherwise noted.
3. Device is deselected as defined by the Truth Table.



\* Distributed Test Jig Capacitance

**DC Electrical Characteristics**

Parameter	Symbol	Test Conditions	Min	Max
Input Leakage Current (except mode pins)	$I_{IL}$	$V_{IN} = 0$ to $V_{DD}$	-1 $\mu$ A	1 $\mu$ A
ZZ Input Current	$I_{IN1}$	$V_{DD} \geq V_{IN} \geq V_{IH}$ $0 V \leq V_{IN} \leq V_{IH}$	-1 $\mu$ A -1 $\mu$ A	1 $\mu$ A 100 $\mu$ A
Output Leakage Current	$I_{OL}$	Output Disable, $V_{OUT} = 0$ to $V_{DD}$	-1 $\mu$ A	1 $\mu$ A
Output High Voltage	$V_{OH2}$	$I_{OH} = -8$ mA, $V_{DDQ} = 2.375$ V	1.7 V	—
Output High Voltage	$V_{OH3}$	$I_{OH} = -8$ mA, $V_{DDQ} = 3.135$ V	2.4 V	—
Output Low Voltage	$V_{OL}$	$I_{OL} = 8$ mA	—	0.4 V

**Operating Currents**

Parameter	Test Conditions	Symbol	-180		-166		-150		-100		Unit
			0 to 70°C	-40 to 85°C	0 to 70°C	-40 to 85°C	0 to 70°C	-40 to 85°C	0 to 70°C	-40 to 85°C	
<b>Operating Current</b>	Device Selected; All other inputs $\geq V_{IH}$ or $\leq V_{IL}$ Output open	IDD Pipeline	335	345	310	320	280	290	190	200	mA
		IDD Flow Through	210	220	190	200	165	175	135	145	mA
<b>Standby Current</b>	ZZ $\geq V_{DD} - 0.2$ V	ISB Pipeline	20	30	20	30	20	30	20	30	mA
		ISB Flow Through	20	30	20	30	20	30	20	30	mA
<b>Deselect Current</b>	Device Deselected; All other inputs $\geq V_{IH}$ or $\leq V_{IL}$	IDD Pipeline	55	65	50	60	50	60	40	50	mA
		IDD Flow Through	40	50	40	50	35	45	35	45	mA


**AC Electrical Characteristics**

	Parameter	Symbol	-180		-166		-150		-100		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
<b>Pipeline</b>	Clock Cycle Time	t <sub>KC</sub>	5.5	—	6.0	—	6.7	—	10	—	ns
	Clock to Output Valid	t <sub>KQ</sub>	—	3.0	—	3.5	—	3.8	—	4.5	ns
	Clock to Output Invalid	t <sub>KQX</sub>	1.5	—	1.5	—	1.5	—	1.5	—	ns
	Clock to Output in Low-Z	t <sub>LZ</sub> <sup>1</sup>	1.5	—	1.5	—	1.5	—	1.5	—	ns
<b>Flow Through</b>	Clock Cycle Time	t <sub>KC</sub>	9.0	—	10.0	—	12.0	—	15.0	—	ns
	Clock to Output Valid	t <sub>KQ</sub>	—	8.0	—	8.5	—	10.0	—	12.0	ns
	Clock to Output Invalid	t <sub>KQX</sub>	3.0	—	3.0	—	3.0	—	3.0	—	ns
	Clock to Output in Low-Z	t <sub>LZ</sub> <sup>1</sup>	3.0	—	3.0	—	3.0	—	3.0	—	ns
	Clock HIGH Time	t <sub>KH</sub>	1.3	—	1.3	—	1.3	—	1.3	—	ns
	Clock LOW Time	t <sub>KL</sub>	1.5	—	1.5	—	1.5	—	1.5	—	ns
	Clock to Output in High-Z	t <sub>HZ</sub> <sup>1</sup>	1.5	3.2	1.5	3.5	1.5	3.8	1.5	5	ns
	$\bar{G}$ to Output Valid	t <sub>OE</sub>	—	3.2	—	3.5	—	3.8	—	5	ns
	$\bar{G}$ to output in Low-Z	t <sub>OLZ</sub> <sup>1</sup>	0	—	0	—	0	—	0	—	ns
	$\bar{G}$ to output in High-Z	t <sub>OHZ</sub> <sup>1</sup>	—	3.2	—	3.5	—	3.8	—	5	ns
	Setup time	t <sub>S</sub>	1.5	—	1.5	—	1.5	—	2.0	—	ns
	Hold time	t <sub>H</sub>	0.5	—	0.5	—	0.5	—	0.5	—	ns
	ZZ setup time	t <sub>ZZS</sub> <sup>2</sup>	5	—	5	—	5	—	5	—	ns
	ZZ hold time	t <sub>ZZH</sub> <sup>2</sup>	1	—	1	—	1	—	1	—	ns
	ZZ recovery	t <sub>ZZR</sub>	20	—	20	—	20	—	20	—	ns


**Notes:**

1. These parameters are sampled and are not 100% tested
2. ZZ is an asynchronous signal. However, In order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above.


### Pipeline Mode Timing



### Flow Through Mode Timing



### Sleep Mode Timing Diagram




### Application Tips

#### Single and Dual Cycle Deselect

SCD devices force the use of “dummy read cycles” (read cycles that are launched normally but that are ended with the output drivers inactive) in a fully synchronous environment. Dummy read cycles waste performance but their use usually assures there will be no bus contention in transitions from reads to writes or between banks of RAMs. DCD SRAMs do not waste bandwidth on dummy cycles and are logically simpler to manage in a multiple bank application (wait states need not be inserted at bank address boundary crossings), but greater care must be exercised to avoid excessive bus contention.

TQFP Package Drawing (Package T)

Symbol	Description	Min.	Nom.	Max
A1	Standoff	0.05	0.10	0.15
A2	Body Thickness	1.35	1.40	1.45
b	Lead Width	0.20	0.30	0.40
c	Lead Thickness	0.09	—	0.20
D	Terminal Dimension	21.9	22.0	22.1
D1	Package Body	19.9	20.0	20.1
E	Terminal Dimension	15.9	16.0	16.1
E1	Package Body	13.9	14.0	14.1
e	Lead Pitch	—	0.65	—
L	Foot Length	0.45	0.60	0.75
L1	Lead Length	—	1.00	—
Y	Coplanarity			0.10
$\theta$	Lead Angle	0°	—	7°




Notes:

1. All dimensions are in millimeters (mm).
2. Package width and length do not include mold protrusion.



Package Dimensions—119-Bump FPBGA (Package GB (MCM), Variation 2)



**Ordering Information for GSI Synchronous Burst RAMs**

Org	Part Number <sup>1</sup>	Type	Package	Speed <sup>2</sup> (MHz/ns)	T <sub>A</sub> <sup>3</sup>
256K x 18	GS84018AT-180	Pipeline/Flow Through	TQFP	180/8	C
256K x 18	GS84018AT-166	Pipeline/Flow Through	TQFP	166/8.5	C
256K x 18	GS84018AT-150	Pipeline/Flow Through	TQFP	150/10	C
256K x 18	GS84018AT-100	Pipeline/Flow Through	TQFP	100/12	C
128K x 32	GS84032AT-180	Pipeline/Flow Through	TQFP	180/8	C
128K x 32	GS84032AT-166	Pipeline/Flow Through	TQFP	166/8.5	C
128K x 32	GS84032AT-150	Pipeline/Flow Through	TQFP	150/10	C
128K x 32	GS84032AT-100	Pipeline/Flow Through	TQFP	100/12	C
128K x 36	GS84036AT-180	Pipeline/Flow Through	TQFP	180/8	C
128K x 36	GS84036AT-166	Pipeline/Flow Through	TQFP	166/8.5	C
128K x 36	GS84036AT-150	Pipeline/Flow Through	TQFP	150/10	C
128K x 36	GS84036AT-100	Pipeline/Flow Through	TQFP	100/12	C
256K x 18	GS84018AT-180I	Pipeline/Flow Through	TQFP	180/8	I
256K x 18	GS84018AT-166I	Pipeline/Flow Through	TQFP	166/8.5	I
256K x 18	GS84018AT-150I	Pipeline/Flow Through	TQFP	150/10	I
256K x 18	GS84018AT-100I	Pipeline/Flow Through	TQFP	100/12	I
128K x 32	GS84032AT-180I	Pipeline/Flow Through	TQFP	180/8	I
128K x 32	GS84032AT-166I	Pipeline/Flow Through	TQFP	166/8.5	I
128K x 32	GS84032AT-150I	Pipeline/Flow Through	TQFP	150/10	I
128K x 32	GS84032AT-100I	Pipeline/Flow Through	TQFP	100/12	I
128K x 36	GS84036AT-180I	Pipeline/Flow Through	TQFP	180/8	I
128K x 36	GS84036AT-166I	Pipeline/Flow Through	TQFP	166/8.5	I
128K x 36	GS84036AT-150I	Pipeline/Flow Through	TQFP	150/10	I
128K x 36	GS84036AT-100I	Pipeline/Flow Through	TQFP	100/12	I
256K x 18	GS84018AGT-180	Pipeline/Flow Through	RoHS-compliant TQFP	180/8	C
256K x 18	GS84018AGT-166	Pipeline/Flow Through	RoHS-compliant TQFP	166/8.5	C
256K x 18	GS84018AGT-150	Pipeline/Flow Through	RoHS-compliant TQFP	150/10	C
256K x 18	GS84018AGT-100	Pipeline/Flow Through	RoHS-compliant TQFP	100/12	C
128K x 32	GS84032AGT-180	Pipeline/Flow Through	RoHS-compliant TQFP	180/8	C
128K x 32	GS84032AGT-166	Pipeline/Flow Through	RoHS-compliant TQFP	166/8.5	C

**Notes:**

- Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS84032AT-8T.
- The speed column indicates the cycle frequency (MHz) of the device in Pipelined mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow through mode-selectable by the user.
- T<sub>A</sub> = C = Commercial Temperature Range. T<sub>A</sub> = I = Industrial Temperature Range.
- GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site ([www.gsistechnology.com](http://www.gsistechnology.com)) for a complete listing of current offerings.

**Ordering Information for GSI Synchronous Burst RAMs (Continued)**

Org	Part Number <sup>1</sup>	Type	Package	Speed <sup>2</sup> (MHz/ns)	T <sub>A</sub> <sup>3</sup>
128K x 32	GS84032AGT-150	Pipeline/Flow Through	RoHS-compliant TQFP	150/10	C
128K x 32	GS84032AGT-100	Pipeline/Flow Through	RoHS-compliant TQFP	100/12	C
128K x 36	GS84036AGT-180	Pipeline/Flow Through	RoHS-compliant TQFP	180/8	C
128K x 36	GS84036AGT-166	Pipeline/Flow Through	RoHS-compliant TQFP	166/8.5	C
128K x 36	GS84036AGT-150	Pipeline/Flow Through	RoHS-compliant TQFP	150/10	C
128K x 36	GS84036AGT-100	Pipeline/Flow Through	RoHS-compliant TQFP	100/12	C
256K x 18	GS84018AGT-180I	Pipeline/Flow Through	RoHS-compliant TQFP	180/8	I
256K x 18	GS84018AGT-166I	Pipeline/Flow Through	RoHS-compliant TQFP	166/8.5	I
256K x 18	GS84018AGT-150I	Pipeline/Flow Through	RoHS-compliant TQFP	150/10	I
256K x 18	GS84018AGT-100I	Pipeline/Flow Through	RoHS-compliant TQFP	100/12	I
128K x 32	GS84032AGT-180I	Pipeline/Flow Through	RoHS-compliant TQFP	180/8	I
128K x 32	GS84032AGT-166I	Pipeline/Flow Through	RoHS-compliant TQFP	166/8.5	I
128K x 32	GS84032AGT-150I	Pipeline/Flow Through	RoHS-compliant TQFP	150/10	I
128K x 32	GS84032AGT-100I	Pipeline/Flow Through	RoHS-compliant TQFP	100/12	I
128K x 36	GS84036AGT-180I	Pipeline/Flow Through	RoHS-compliant TQFP	180/8	I
128K x 36	GS84036AGT-166I	Pipeline/Flow Through	RoHS-compliant TQFP	166/8.5	I
128K x 36	GS84036AGT-150I	Pipeline/Flow Through	RoHS-compliant TQFP	150/10	I
128K x 36	GS84036AGT-100I	Pipeline/Flow Through	RoHS-compliant TQFP	100/12	I
256K x 18	GS84018AB-180	Pipeline/Flow Through	119 BGA (var. 1)	180/8	C
256K x 18	GS84018AB-166	Pipeline/Flow Through	119 BGA (var. 1)	166/8.5	C
256K x 18	GS84018AB-150	Pipeline/Flow Through	119 BGA (var. 1)	150/10	C
256K x 18	GS84018AB-100	Pipeline/Flow Through	119 BGA (var. 1)	100/12	C
128K x 32	GS84032AB-180	Pipeline/Flow Through	119 BGA (var. 1)	180/8	C
128K x 32	GS84032AB-166	Pipeline/Flow Through	119 BGA (var. 1)	166/8.5	C
128K x 32	GS84032AB-150	Pipeline/Flow Through	119 BGA (var. 1)	150/10	C
128K x 32	GS84032AB-100	Pipeline/Flow Through	119 BGA (var. 1)	100/12	C
128K x 36	GS84036AB-180	Pipeline/Flow Through	119 BGA (var. 1)	180/8	C
128K x 36	GS84036AB-166	Pipeline/Flow Through	119 BGA (var. 1)	166/8.5	C
128K x 36	GS84036AB-150	Pipeline/Flow Through	119 BGA (var. 1)	150/10	C
128K x 36	GS84036AB-100	Pipeline/Flow Through	119 BGA (var. 1)	100/12	C
256K x 18	GS84018AB-180I	Pipeline/Flow Through	119 BGA (var. 1)	180/8	I

**Notes:**

- Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS84032AT-8T.
- The speed column indicates the cycle frequency (MHz) of the device in Pipelined mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow through mode-selectable by the user.
- T<sub>A</sub> = C = Commercial Temperature Range. T<sub>A</sub> = I = Industrial Temperature Range.
- GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site ([www.gsistechnology.com](http://www.gsistechnology.com)) for a complete listing of current offerings.

**Ordering Information for GSI Synchronous Burst RAMs (Continued)**

Org	Part Number <sup>1</sup>	Type	Package	Speed <sup>2</sup> (MHz/ns)	T <sub>A</sub> <sup>3</sup>
256K x 18	GS84018AB-166I	Pipeline/Flow Through	119 BGA (var. 1)	166/8.5	I
256K x 18	GS84018AB-150I	Pipeline/Flow Through	119 BGA (var. 1)	150/10	I
256K x 18	GS84018AB-100I	Pipeline/Flow Through	119 BGA (var. 1)	100/12	I
128K x 32	GS84032AB-180I	Pipeline/Flow Through	119 BGA (var. 1)	180/8	I
128K x 32	GS84032AB-166I	Pipeline/Flow Through	119 BGA (var. 1)	166/8.5	I
128K x 32	GS84032AB-150I	Pipeline/Flow Through	119 BGA (var. 1)	150/10	I
128K x 32	GS84032AB-100I	Pipeline/Flow Through	119 BGA (var. 1)	100/12	I
128K x 36	GS84036AB-180I	Pipeline/Flow Through	119 BGA (var. 1)	180/8	I
128K x 36	GS84036AB-166I	Pipeline/Flow Through	119 BGA (var. 1)	166/8.5	I
128K x 36	GS84036AB-150I	Pipeline/Flow Through	119 BGA (var. 1)	150/10	I
128K x 36	GS84036AB-100I	Pipeline/Flow Through	119 BGA (var. 1)	100/12	I
256K x 18	GS84018AGB-180	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	180/8	C
256K x 18	GS84018AGB-166	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	166/8.5	C
256K x 18	GS84018AGB-150	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	150/10	C
256K x 18	GS84018AGB-100	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	100/12	C
128K x 32	GS84032AGB-180	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	180/8	C
128K x 32	GS84032AGB-166	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	166/8.5	C
128K x 32	GS84032AGB-150	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	150/10	C
128K x 32	GS84032AGB-100	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	100/12	C
128K x 36	GS84036AGB-180	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	180/8	C
128K x 36	GS84036AGB-166	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	166/8.5	C
128K x 36	GS84036AGB-150	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	150/10	C
128K x 36	GS84036AGB-100	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	100/12	C
256K x 18	GS84018AGB-180I	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	180/8	I
256K x 18	GS84018AGB-166I	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	166/8.5	I
256K x 18	GS84018AGB-150I	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	150/10	I
256K x 18	GS84018AGB-100I	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	100/12	I
128K x 32	GS84032AGB-180I	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	180/8	I
128K x 32	GS84032AGB-166I	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	166/8.5	I
128K x 32	GS84032AGB-150I	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	150/10	I

**Notes:**

1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS84032AT-8T.
2. The speed column indicates the cycle frequency (MHz) of the device in Pipelined mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow through mode-selectable by the user.
3. T<sub>A</sub> = C = Commercial Temperature Range. T<sub>A</sub> = I = Industrial Temperature Range.
4. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site ([www.gsistechnology.com](http://www.gsistechnology.com)) for a complete listing of current offerings.

**Ordering Information for GSI Synchronous Burst RAMs (Continued)**

Org	Part Number <sup>1</sup>	Type	Package	Speed <sup>2</sup> (MHz/ns)	T <sub>A</sub> <sup>3</sup>
128K x 32	GS84032AGB-100I	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	100/12	I
128K x 36	GS84036AGB-180I	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	180/8	I
128K x 36	GS84036AGB-166I	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	166/8.5	I
128K x 36	GS84036AGB-150I	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	150/10	I
128K x 36	GS84036AGB-100I	Pipeline/Flow Through	RoHS-compliant 119 BGA (var. 1)	100/12	I

**Notes:**

1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS84032AT-8T.
2. The speed column indicates the cycle frequency (MHz) of the device in Pipelined mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow through mode-selectable by the user.
3. T<sub>A</sub> = C = Commercial Temperature Range. T<sub>A</sub> = I = Industrial Temperature Range.
4. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site ([www.gsitechnology.com](http://www.gsitechnology.com)) for a complete listing of current offerings.

**9Mb Sync SRAM Datasheet Revision History**

Rev. Code: Old; New	Types of Changes Format or Content	Page /Revisions;Reason
GS84018/32/36 Rev 1.02c 5/1999; GS84018/32/36A 1.00First Release 8/1999D	Format/Typos	• Document/Continued changing to new format.
	Content	• First Datasheet for this part.
GS84018/32/36A1.00 8/ 1999;GS84018/32/36A1.01 9/ 1999E	Format/Typos	<ul style="list-style-type: none"> <li>• Took “E” out of 840HE...in Core and Interface Voltages.</li> <li>• Pin outs/New small caps format.</li> <li>• Timing Diagrams/New format.</li> <li>• Block Diagrams/New small caps format.</li> </ul>
	Content	<ul style="list-style-type: none"> <li>• Pin outs/x32 &amp; x36 TQFP/Changed pin 72 from DQA3 to DQB3.</li> <li>• Pin Description/Rearranged Address Inputs to match order on TQFP Pinout.</li> <li>• TQFP Package Diagram/Corrected Dimension D Max from 20.1 to 22.1.</li> </ul>
GS84018/32/36A1.01 9/ 1999E;GS84018/32/36A1.02		<ul style="list-style-type: none"> <li>• Fixed Ordering information and speed bins.</li> <li>• Took out Fine Pitch BGA Package. Package change in progress.</li> </ul>
GS84018/32/36A1.0210-11/ 1999;GS84018/32/36A1.032/ 2000G	Format	<ul style="list-style-type: none"> <li>• New GSI Logo</li> <li>• Took “Pin” out of heading for consistency.</li> </ul>
GS84018/32/36A1.032/2000G; 84018A_r1_04	Content	• Corrected all part order numbers
84018A_r1_04; 84018A_r1_05	Content	• Updated pin descriptions table
84018A_r1_05; 84018A_r1_06	Content	• Updated BGA pin description table to meet JEDEC standard
84018A_r1_06; 84018A_r1_07	Content/Format	<ul style="list-style-type: none"> <li>• Added “non-A” speed bins to Operating Currents table, AC Electrical Characteristics table, and Ordering Information table</li> <li>• Updated format to fit Technical Documentation standards</li> </ul>
84018A_r1_07; 84018A_r1_08	Content/Format	<ul style="list-style-type: none"> <li>• Updated font</li> <li>• Corrected I<sub>DD</sub> for 150 MHz and 100 MHz on page 1 and page 18</li> </ul>
84018A_r1_08; 84018A_r1_09	Content	<ul style="list-style-type: none"> <li>• Updated table on page 1</li> <li>• Updated Operating Currents table on page 18</li> <li>• Updated Electrical Characteristics table on page 19</li> </ul>
84018A_r1_09; 84018A_r1_10	Content	• Reduced I <sub>DD</sub> by 20 mA in table on page 1 and Operating Currents table
84018A_r1_10; 84018A_r1_11	Content	• Corrected incorrect package type in ordering information table
84018A_r1_11; 84018A_r1_12	Content	• Removed 200 MHz references from entire datasheet
84018A_r1_12; 84018A_r1_13	Content	<ul style="list-style-type: none"> <li>• Updated format</li> <li>• Added 190 MHz speed bin</li> </ul>

**9Mb Sync SRAM Datasheet Revision History**

Rev. Code: Old; New	Types of Changes Format or Content	Page /Revisions;Reason
84018A_r1_13; 840xxA_r1_14	Content/Format	<ul style="list-style-type: none"> <li>• Updated entire format</li> <li>• Corrected current numbers to match NBT parts</li> <li>• Removed Preliminary banner</li> </ul>
84018A_r1_14; 840xxA_r1_15	Content/Format	<ul style="list-style-type: none"> <li>• Added Pb-free TQFP information</li> <li>• Added variation number to 119 BGA information</li> </ul>
84018A_r1_15; 840xxA_r1_16	Content	<ul style="list-style-type: none"> <li>• Added Ambient Temperature note (#3) on page 17</li> </ul>
84018A_r1_16; 840xxA_r1_17	Content	<ul style="list-style-type: none"> <li>• Removed note #2 from Recommended Operating Temperatures table on page 17</li> <li>• (Rev. 1.17a): Changed Pb-free to RoHS-compliant, added 119 BGA RoHS part, corrected incorrect temperature designator in ordering information table</li> </ul>
84018A_r1_17; 840xxA_r1_18	Content	<ul style="list-style-type: none"> <li>• Added note to TQFP pinouts (pg. 2, 3, 4)</li> <li>• Updated Power Supply Voltage Ranges table (pg. 16)</li> <li>• Updated Logic Level tables (pg. 17)</li> </ul>
840xxA_r1_18; 840xxA_r1_19	Content	<ul style="list-style-type: none"> <li>• Removed 190 MHz speed bin</li> <li>• Rev1.19a: updated coplanarity for 119 BGA mechanical, removed status column from Ordering Information table.</li> </ul>