




# InfiniiVision MSO Dynamic Probe for Xilinx FPGAs (N5406A and DSOX4FPGAX)

## Data Sheet



**Figure 1. FPGA dynamic probe for Xilinx used in conjunction with an Agilent InfiniiVision 6000, 7000, or 4000 X-Series MSO provides an effective solution for simple through complex debugging of systems incorporating Xilinx FPGAs.**

### The challenge

You rely on the insight a MSO (mixed-signal oscilloscope) provides to understand the behavior of your FPGA in the context of the surrounding system. Design engineers typically take advantage of the programmability of the FPGA to route internal nodes to a small number of physical pins for debugging. While this approach is very useful, it has significant limitations.

- Since pins on the FPGA are typically an expensive resource, there are a relatively small number available for debug. This limits internal visibility (i.e. one pin is required for each internal signal to be probed).
- When you need to access different internal signals, you must change your design to route these signals to the available pins. This can be time consuming and can affect the timing of your FPGA design.
- Finally, the process required to map the signal names from your FPGA design to the MSO digital channel labels is manual and tedious.

When new signals are routed out, you need to manually update these signal names on the MSO, which takes additional time and is a potential source of confusing errors.




# Debug your FPGAs faster and more effectively with a MSO

**A better way** – Collaborative development between Agilent and Xilinx have produced a faster and more effective way to use your MSO to debug FPGAs and the surrounding system. The Agilent FPGA dynamic probe, used in conjunction with an Agilent MSO, provides the most effective solution for simple through complex debugging.


**View internal activity** – With the digital channels on your MSO, you are normally limited to measuring signals at the periphery of the FPGA. With the FPGA dynamic probe, you can now access signals internal to the FPGA. You can measure up to 64 internal signals for each external pin dedicated to debug, unlocking visibility into your design that you never had before.

**Make multiple measurements in seconds** – Moving probe points internal to an FPGA used to be time consuming. Now, in less than a second, you can easily measure different sets of internal signals without design changes. FPGA timing stays constant when you select new sets of internal signals for probing.

**Leverage the work you did in your design environment** – The FPGA dynamic probe maps internal signal names from your FPGA design tool to your Agilent MSO. Eliminate unintentional mistakes and save hours of time with this automatic setup of signal and bus names on your MSO.



**Figure 2. Create a timesaving FPGA measurement system. Insert an ATC2 (Agilent Trace Core) core into your FPGA design. With the application running on your PC you control which group of internal signals to measure via JTAG.**




**Figure 3. Access up to 64 internal signals for each debug pin. Signal banks all have identical width (1 to 128 signals wide) determined by the number of device pins you devote for debug. Each pin provides sequential access to one signal from every input bank.**

# A quick tour of the application


## Design step 1: Create the ATC2 core

Use Xilinx Core Inserter or EDK to select your ATC2 parameters and to create a debug core that best matches your development needs. Parameters include number of pins, number of signal banks, the type of measurement (state or timing), and other ATC2 attributes.




## Design step 2: Select groups of signals to probe

Specify banks of internal signals that are potential candidates for MSO measurements (using Xilinx Core Inserter or EDK).



## Activate FPGA dynamic probe for Xilinx


The FPGA dynamic probe application allows you to control the ATC2 core and set up the MSO for the desired measurements. This application runs on a PC.



## A quick tour of the application (continued)


### Connect your MSO to your PC

From FPGA dynamic probe application software, specify the communication link between your PC and MSO.




### Measurement setup step 1: Establish a connection between the PC and the ATC2 core

The FPGA dynamic probe application establishes a connection between the PC and a Xilinx cable. It also determines what devices are on the JTAG scan chain and lets you pick which one you wish to communicate with. Core and device names are user definable.




### Measurement setup step 2: Map FPGA pins

Quickly specify how the FPGA pins (the signal outputs of ATC2) are connected to your MSO. Select your probe type and rapidly provide the information needed for the MSO to automatically track names of signals routed through the ATC2 core.




## A quick tour of the application (continued)

For ATC2 cores with auto setup enabled, each pin of the ATC2 core, one at a time, produces a unique stimulus pattern. The instrument looks for this unique pattern on any of its acquisition channels. When the instrument finds the pattern, it associates that instrument channel with the ATC2 output pin producing it. It then repeats the process for each of the remaining output pins eliminating the need to manually enter probe layout information.




### Measurement setup step 3: Import signal names

Tired of manually entering bus and signal names on your MSO? The FPGA dynamic probe application reads a .cdc file produced by Xilinx Core Inserter. The names of signals you measure will now automatically show on your MSO digital channel labels.



### Setup complete: Make measurements


Quickly change which signal bank is routed to the MSO. A single mouse click tells the ATC2 core to switch to the newly specified signal bank without any impact to the timing of your design. To make measurements throughout your FPGA, change signal banks as often as needed. User-definable signal bank names make it straight forward to select a part of your design to measure.



## A quick tour of the application (continued)


### Triggering on valid states

MSOs incorporate logic state triggering for triggering on specific states. Set up a valid state trigger by specifying the clock edge and the desired bus/signal pattern. Because the ATC2 core outputs both the clock signal and bus values, triggering on the combination ensures your state trigger is valid—even though the digital channels are sampling asynchronously. Track valid states by measuring the bus value on each falling clock edge for image shown.




### Automatic bus groupings

InfiniiVision MSOs include up to 2 bus groupings. Contiguous signal names are automatically grouped and displayed as buses. Bus values can be displayed as HEX or binary values. Additional signals are shown using independent waveforms.



### Correlate internal FPGA activity with external measurements

View internal FPGA activity and time-correlate internal FPGA measurements with external analog and digital events in the surrounding system. FPGA Dynamic Probe unlocks the power of the MSO for system-level debug with FPGAs.



## Specifications and characteristics

Supported oscilloscopes	
Standalone oscilloscopes	InfiniiVision 6000, 7000, and 4000 X-Series MSOs
MSO Digital Channels	16
Bus groupings	Up to 2, each with 6 character labels
Triggering capabilities	Determined by MSO, all have state triggering
Supported Xilinx FPGA families	Virtex-6, Virtex-5, Virtex-4, Virtex-2, Spartan-3, Spartan-6
Supported Xilinx cables (required)	Parallel 3 and 4, Platform Cable USB, Platform cable II
Supported probing mechanisms	Soft touch (34-channel and 17-channel), Mictor, Samtec, Flying lead, 6000 and 7000 Series MSOs come standard with a 40 pin probe cable and flying leads. Cables and probing for Mictor, soft touch, or Samtec probing must be purchased separately.

Agilent trace core characteristics	
Number of output signals	User definable: Clock line plus 4 to 128 signals in 1 signal increments
Signal banks	User definable: 1, 2, 4, 8, 16, 32, or 64
Modes	State (synchronous) or timing (asynchronous) mode
FPGA Resource consumption	Approximately 1 slice required per input signal to ATC2 Core Consumes no BUFs, DCM or Block RAM resources. See resource calculator at <a href="http://www.agilent.com/find/fpga">www.agilent.com/find/fpga</a>
Features with application	Mouse-click bank select, graphical pin mapping, cdc signal name import, auto-pin mapping, and ATC2 "always on" option

Compatible design tools	
<b>ChipScope Pro version</b>	Agilent MSO FPGA dynamic probe SW version
11.4, 12.1*	2.4, 2.4* Added support for Virtex-6, Virtex-5 and Spartan-6 devices. (*Support for Virtex-2)
<b>EDK (Embedded Development Kit)</b>	
8.1i SP2	Support for ATC2 core using EDK flow
12.3 >12.3	EDK ver 12 does not include support for Virtex-6 nor Spartan-6 families These EDK/XPS versions do not have ATC2 core support If using EDK/XPS, Xilinx/Agilent recommendation is you use Project Navigator to insert ATC2 core.
<b>Synthesis</b>	Core Inserter produces ATC2 cores post-synthesis (pre-place and route) making the cores synthesis independent. ATC2 cores produced by Core Generator are compatible with: <ul style="list-style-type: none"> <li>• Exemplar Leonardo Spectrum</li> <li>• Synopsys Design Compiler</li> <li>• Synopsys Design Compiler II</li> <li>• Synopsys FPGA Express</li> <li>• Synplicity Synplify</li> <li>• Xilinx XST</li> </ul>

Additional information available via the Internet: [www.agilent.com/find/FPGA](http://www.agilent.com/find/FPGA) and [www.agilent.com/find/7000-xilinx](http://www.agilent.com/find/7000-xilinx).

## Ordering information

### Ordering information


N5405A	<ul style="list-style-type: none"><li>FPGA dynamic probe for 6000 or 7000 MSOs</li></ul>
Option 001	<ul style="list-style-type: none"><li>Entitlement certificate for perpetual node-locked license locked to oscilloscope (most common)</li></ul>
Option 002	<ul style="list-style-type: none"><li>Entitlement certificate for PC locked license. PC and MSO must both connect to LAN, USB, GPIB (fewer users order this license type)</li></ul>
<hr/>	
DSOX4FPGAX	<ul style="list-style-type: none"><li>Dynamic probe for 4000 X-Series MSOs (scope-locked licensed only)</li></ul>
<hr/>	

### Related literature

Publication title	Publication type	Publication number
<i>Frequently Asked Questions MSO FPGA Dynamic Probe for Xilinx</i>	Data Sheet	5989-5976EN
<i>InfiniiVision 4000 X-Series Oscilloscopes</i>	Data Sheet	5991-1103EN
<i>InfiniiVision 6000 Series Oscilloscopes</i>	Data Sheet	5989-2000EN
<i>InfiniiVision 7000 Series Oscilloscopes</i>	Data Sheet	5990-4769EN

### Product Web site

For the most up-to-date and complete application and product information, please visit our product Web site at: [www.agilent.com/find/7000](http://www.agilent.com/find/7000) and [www.agilent.com/find/4000X-Series](http://www.agilent.com/find/4000X-Series)



## Agilent Technologies Oscilloscopes

Multiple form factors from 20 MHz to > 90 GHz | Industry leading specs | Powerful applications



[www.agilent.com/find/myagilent](http://www.agilent.com/find/myagilent)

A personalized view into the information most relevant to you.



[www.axiestandard.org](http://www.axiestandard.org)

AdvancedTCA® Extensions for Instrumentation and Test (AXIe) is an open standard that extends the AdvancedTCA® for general purpose and semiconductor test. Agilent is a founding member of the AXIe consortium.



[www.lxistandard.org](http://www.lxistandard.org)

LAN eXtensions for Instruments puts the power of Ethernet and the Web inside your test systems. Agilent is a founding member of the LXI consortium.



<http://www.pxisa.org>

PCI eXtensions for Instrumentation (PXI) modular instrumentation delivers a rugged, PC-based high-performance measurement and automation system.

**Agilent Channel Partners**

[www.agilent.com/find/channelpartners](http://www.agilent.com/find/channelpartners)

Get the best of both worlds: Agilent's measurement expertise and product breadth, combined with channel partner convenience.



Agilent Advantage Services is committed to your success throughout your equipment's lifetime. We share measurement and service expertise to help you create the products that change our world. To keep you competitive, we continually invest in tools and processes that speed up calibration and repair, reduce your cost of ownership, and move us ahead of your development curve.

[www.agilent.com/find/advantageservices](http://www.agilent.com/find/advantageservices)



[www.agilent.com/quality](http://www.agilent.com/quality)

For more information on Agilent Technologies' products, applications or services, please contact your local Agilent office. The complete list is available at:

[www.agilent.com/find/contactus](http://www.agilent.com/find/contactus)

**Americas**

Canada	(877) 894 4414
Brazil	(11) 4197 3600
Mexico	01800 5064 800
United States	(800) 829 4444

**Asia Pacific**

Australia	1 800 629 485
China	800 810 0189
Hong Kong	800 938 693
India	1 800 112 929
Japan	0120 (421) 345
Korea	080 769 0800
Malaysia	1 800 888 848
Singapore	1 800 375 8100
Taiwan	0800 047 866
Other AP Countries	(65) 375 8100

**Europe & Middle East**

Belgium	32 (0) 2 404 93 40
Denmark	45 45 80 12 15
Finland	358 (0) 10 855 2100
France	0825 010 700*
	*0.125 €/minute
Germany	49 (0) 7031 464 6333
Ireland	1890 924 204
Israel	972-3-9288-504/544
Italy	39 02 92 60 8484
Netherlands	31 (0) 20 547 2111
Spain	34 (91) 631 3300
Sweden	0200-88 22 55
United Kingdom	44 (0) 118 927 6201

For other unlisted countries:

[www.agilent.com/find/contactus](http://www.agilent.com/find/contactus)

Revised: October 11, 2012

Product specifications and descriptions in this document subject to change without notice.

© Agilent Technologies, Inc. 2010, 2012  
Published in USA, November 9, 2012  
5989-5965EN

