


General Description

Switching regulator and DC-DC Converter applications.
It is mainly suitable for power management in PC, portable equipment and battery powered systems.

FEATURES

- N-Channel
 - : $V_{DSS}=40V$, $I_D=5A$.
 - : $R_{DS(ON)}=35m\ \Omega$ (Max.) @ $V_{GS}=10V$
 - : $R_{DS(ON)}=62m\ \Omega$ (Max.) @ $V_{GS}=4.5V$
- P-Channel
 - : $V_{DSS}=-40V$, $I_D=-4A$.
 - : $R_{DS(ON)}=47m\ \Omega$ (Max.) @ $V_{GS}=-10V$
 - : $R_{DS(ON)}=65m\ \Omega$ (Max.) @ $V_{GS}=-4.5V$
- Super High Dense Cell Design.
- Reliable and rugged.




MAXIMUM RATING (Ta=25 °C)

CHARACTERISTIC		SYMBOL	N-Ch	P-Ch	UNIT
Drain-Source Voltage		V_{DSS}	40	-40	V
Gate-Source Voltage		V_{GSS}	±20	±20	V
Drain Current	DC	I_D^*	5	-4	A
	Pulsed (Note1)	I_{DP}^*	20	-16	
Source-Drain Diode Current		I_S^*	1.7	-1.7	A
Drain Power Dissipation		P_D^*	2		W
Maximum Junction Temperature		T_j	150		°C
Storage Temperature Range		T_{stg}	-55 ~ 150		°C
Thermal Resistance, Junction to Ambient		R_{thJA}	62.5		°C/W

* : Surface Mounted on FR4 Board, $t \leq 10$ sec.

PIN CONNECTION (TOP VIEW)



KMB5D0NP40Q

ELECTRICAL CHARACTERISTICS (Ta=25°C)

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
Static							
Drain-Source Breakdown Voltage	BV _{DSS}	I _D =250μA, V _{GS} =0V	N-Ch	40	-	-	V
		I _D =-250μA, V _{GS} =0V	P-Ch	-40	-	-	
Drain Cut-off Current	I _{DSS}	V _{DS} =32V, V _{GS} =0V	N-Ch	-	-	1	μA
		V _{DS} =-32V, V _{GS} =0V	P-Ch	-	-	-1	
Gate Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	N-Ch	-	-	±100	nA
			P-Ch	-	-	±100	
Gate Threshold Voltage	V _{th}	V _{DS} =V _{GS} , I _D =250μA	N-Ch	1.0	2.0	3.0	V
		V _{DS} =V _{GS} , I _D =-250μA	P-Ch	-0.8	-1.5	-2.0	
Drain-Source ON Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =5.0A (Note 1)	N-Ch	-	25	35	mΩ
		V _{GS} =-10V, I _D =-4A (Note 1)	P-Ch	-	37	47	
		V _{GS} =4.5V, I _D =4A (Note 1)	N-Ch	-	45	62	
		V _{GS} =-4.5V, I _D =-3A (Note 1)	P-Ch	-	50	65	
ON State Drain Current	I _{D(ON)}	V _{GS} =10V, V _{DS} =5V	N-Ch	15	-	-	A
		V _{GS} =-10V, V _{DS} =-5V	P-Ch	-20	-	-	
Forward Transconductance	g _{fs}	V _{DS} =5V, I _D =5A (Note 1)	N-Ch	-	8.5	-	S
		V _{DS} =-5V, I _D =-4A (Note 1)	P-Ch	-	9.5	-	
Source-Drain Diode Forward Voltage	V _{SD}	I _S =1.7A, V _{GS} =0V (Note 1)	N-Ch	-	0.8	1.2	V
		I _S =-1.7A, V _{GS} =0V (Note 1)	P-Ch	-	-0.77	-1.2	

KMB5D0NP40Q

ELECTRICAL CHARACTERISTICS (Ta=25 °C)

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT		
Dynamic (Note 2)								
Total Gate Charge	Q _g	N-Ch : V _{DS} =24V, I _D =5A, V _{GS} =10V (Fig.1)	N-Ch	-	15.8	18	nC	
			P-Ch	-	19.9	23		
		N-Ch : V _{DS} =24V, I _D =5A, V _{GS} =4.5V (Fig.1)	N-Ch	-	7.7	9		
			P-Ch	-	9.8	11		
Gate-Source Charge	Q _{gs}	N-Ch : V _{DS} =24V, I _D =5A, V _{GS} =4.5V (Fig.1)	N-Ch	-	3	3.6		
Gate-Drain Charge	Q _{gd}		P-Ch : V _{DS} =-24V, I _D =-4A, V _{GS} =-4.5V (Fig.3)	P-Ch	-	2.8		3.2
		N-Ch		-	3.9	4.6		
			P-Ch	-	4.2	4.9		
Turn-on Delay time	t _{d(on)}	N-Ch : V _{DD} =15V, I _D =3A, V _{GS} =10V, R _G =4.7 Ω (Fig.2)	N-Ch	-	6.8	8	ns	
Turn-on Rise time	t _r		P-Ch	-	8.7	10		
			N-Ch	-	8.4	9		
Turn-off Delay time	t _{d(off)}		P-Ch : V _{DD} =-15V, V _{GS} =-10V, R _G =4.7 Ω, I _D =-2.2A (Fig.4)	P-Ch	-	19.8		23
				N-Ch	-	16.6		18
Turn-off Fall time	t _f			P-Ch	-	63.7		75
			N-Ch	-	10.5	11		
Input Capacitance	C _{iss}	N-Ch : V _{DS} =10V, V _{GS} =0V, f=1.0MHz	N-Ch	-	800	895	pF	
			P-Ch	-	1090	1297		
Output Capacitance	C _{oss}		P-Ch : V _{DS} =-10V, V _{GS} =0V, f=1.0MHz	N-Ch	-	150		168
				P-Ch	-	205		240
Reverse transfer Capacitance	C _{rss}			N-Ch	-	98		110
				P-Ch	-	125		145


Note 1) Pulse test : Pulse width ≤300 μs, Duty Cycle ≤2%.

Note 2) Guaranteed by design. Not subject to production testing.


KMB5D0NP40Q

N-Channel


$I_D - V_{DS}$




$I_D - V_{GS}$




$V_{th} - T_J$




$I_S - V_{SD}$



$R_{DS(ON)} - T_J$




$C - V_{DS}$




KMB5D0NP40Q

Qg- VGS









R_{th}




KMB5D0NP40Q

P-Channel




KMB5D0NP40Q

$Q_g - V_{GS}$



R_{th}



KMB5D0NP40Q

Fig. 1 Gate Charge





Fig. 2 Resistive Load Switching



KMB5D0NP40Q

P-Channel

Fig. 3 Gate Charge





Fig. 4 Resistive Load Switching

