

40V, Low Quiescent Current, 150mA Linear Regulator

ISL80138

The ISL80138 is a high voltage, adjustable V_{OUT} low quiescent current linear regulator ideally suited for “always-on” and “keep alive” applications. The ISL80138 operates from an input voltage of +6V to +40V under normal operating conditions and consumes only 18 μ A of quiescent current at no load.

The ISL80138 features an EN pin that can be used to put the device into a low-quiescent current shutdown mode where it draws only 2 μ A of supply current. The device features over-temperature shutdown and current limit protection.

The ISL80138 is rated over the -40 °C to +125 °C temperature range and is available in a 14 lead HTSSOP with an exposed pad package.

TABLE 1. KEY DIFFERENCES IN FAMILY OF 40V LDO PARTS

PART NUMBER	MINIMUM I_{OUT}	ADJ OR FIXED V_{OUT}
ISL80136	50mA	ADJ
ISL80138	150mA	ADJ

Related Literature

- See [FN7970](#), “ISL80136 40V, Low Quiescent Current, 50mA Linear Regulator”

Features

- Wide V_{IN} Range of 6V to 40V
- Adjustable Output Voltage from 2.5V to 12V
- Guaranteed 150mA Output Current
- Ultra Low 18 μ A Typical Quiescent Current
- Low 2 μ A of Typical Shutdown Current
- $\pm 1\%$ Accurate Voltage Reference
- Low Dropout Voltage of 295mV at 150mA
- 40V Tolerant Logic Level (TTL/CMOS) Enable Input
- Stable Operation with 10 μ F Output Capacitor
- 5kV ESD HBM Rated
- Thermal Shutdown and Current Limit Protection
- Thermally Enhanced 14 Ld Exposed Pad HTSSOP Package

Applications

- Industrial
- Telecommunications




FIGURE 1. TYPICAL APPLICATION





FIGURE 2. QUIESCENT CURRENT vs TEMPERATURE (AT UNITY GAIN). $V_{IN} = 14V$


ISL80138

Block Diagram



Pin Configuration

ISL80138 (14 LD HTSSOP)
TOP VIEW



Pin Descriptions

PIN NUMBER	PIN NAME	DESCRIPTION
1, 3, 4, 5, 6, 9, 10, 11, 13	NC	Pins have internal termination and can be left unconnected. Connection to ground is optional.
2	IN	Input voltage pin. A minimum 0.1 μ F ceramic capacitor is required for proper operation. Range 6V to 40V.
7	EN	Enable pin. High on this pin enables the device. Range 0V to V_{IN} .
8	GND	Ground pin.
12	ADJ	This pin is connected to the external feedback resistor divider which sets the LDO output voltage. Range 0V to 3V.
14	OUT	Regulated output voltage. A 10 μ F ceramic capacitor is required for stability. Range 0V to 12V.
-	EPAD	It is recommended to solder the EPAD to the ground plane.

Ordering Information

PART NUMBER (Notes 1, 2, 3)	PART MARKING	TEMP. RANGE (°C)	ENABLE PIN	OUTPUT VOLTAGE (V)	PACKAGE (Pb-Free)	PKG. DWG. #
ISL80138IVEAJZ	80138 IAJZ	-40 to +125	Yes	ADJ	14 Ld HTSSOP	M14.173B
ISL80138EVAL1Z	Evaluation Platform					

NOTES:

1. Add "-T*" suffix for tape and reel. Please refer to [TB347](#) for details on reel specifications.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for [ISL80138](#). For more information on MSL please see techbrief [TB363](#).

ISL80138

Absolute Maximum Ratings

IN Pin to GND Voltage	.GND - 0.3V to +45V
OUT Pin to GND Voltage	.GND - 0.3V to 16V
ADJ Pin to GND Voltage	.GND - 0.3V to 3V
EN Pin to GND Voltage	.GND - 0.3V to VIN
Output Short-circuit Duration	Indefinite
ESD Rating	
Human Body Model (Tested per JESD22-A114E)	5kV
Machine Model (Tested per JESD-A115-A)	200V
Charge Device Model (Tested per JESD22-C101C)	2.2kV
Latch Up (Tested per JESD78B; Class II, Level A)	100mA

Thermal Information

Thermal Resistance (Typical)	θ_{JA} (°C/W)	θ_{JC} (°C/W)
14 Ld HTSSOP Package (Notes 4, 5)	37	5
Maximum Junction Temperature	+150°C	
Maximum Storage Temperature Range	-65°C to +175°C	
Pb-Free Reflow Profile	see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp	

Recommended Operating Conditions

Ambient Temperature Range	-40°C to +125°C
IN pin to GND Voltage	+6V to +40V
OUT pin to GND Voltage	+2.5V to +12V
EN pin to GND Voltage	0V to +40V

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief [TB379](#) for details.
- For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.

Electrical Specifications

Recommended Operating Conditions, unless otherwise noted. $V_{IN} = 14V$, $I_{OUT} = 1mA$, $C_{IN} = 0.1\mu F$, $C_{OUT} = 10\mu F$, $T_A = T_J = -40^\circ C$ to $+125^\circ C$, unless otherwise noted. Typical specifications are at $T_A = +25^\circ C$. **Boldface limits apply over the operating temperature range, -40°C to +125°C.**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 8)	TYP	MAX (Note 8)	UNIT
Input Voltage Range	V_{IN}		6		40	V
Guaranteed Output Current	I_{OUT}	$V_{IN} = V_{OUT} + V_{DO}$	150			mA
ADJ Reference Voltage	V_{OUT}	EN = High, $V_{IN} = 14V$, $I_{OUT} = 0.1mA$ to 150mA	1.211	1.223	1.235	V
Line Regulation	$\Delta V_{OUT}/\Delta V_{IN}$	$3V \leq V_{IN} \leq 40V$, $I_{OUT} = 1mA$		0.04	0.15	%
Load Regulation	$\Delta V_{OUT}/\Delta I_{OUT}$	$V_{IN} = V_{OUT} + V_{DO}$, $I_{OUT} = 100\mu A$ to 150mA		0.3	0.6	%
Dropout Voltage (Note 6)	ΔV_{DO}	$I_{OUT} = 1mA$, $V_{OUT} = 3.3V$		7	33	mV
		$I_{OUT} = 150mA$, $V_{OUT} = 3.3V$		380	525	mV
		$I_{OUT} = 1mA$, $V_{OUT} = 5V$		7	33	mV
		$I_{OUT} = 150mA$, $V_{OUT} = 5V$		295	460	mV
Shutdown Current	I_{SHDN}	EN = LOW		2	3.64	-A
Quiescent Current	IQ	EN = HIGH, $I_{OUT} = 0mA$		18	24	μA
		EN = HIGH, $I_{OUT} = 1mA$		22	42	μA
		EN = HIGH, $I_{OUT} = 10mA$		34	60	μA
		EN = HIGH, $I_{OUT} = 150mA$		90	125	μA
Power Supply Rejection Ratio	PSRR	$f = 100Hz$; $V_{IN_RIPPLE} = 500mV_{p-p}$; Load = 150mA		66		dB

EN FUNCTION

EN Threshold Voltage	V_{EN_H}	$V_{OUT} = \text{Off to On}$			1.485	V
	V_{EN_L}	$V_{OUT} = \text{On to Off}$	0.975			V
EN Pin Current	I_{EN}	$V_{OUT} = 0V$		0.026		μA
EN to Regulation Time (Note 7)	t_{EN}			1.65	1.93	ms

ISL80138

Electrical Specifications Recommended Operating Conditions, unless otherwise noted. $V_{IN} = 14V$, $I_{OUT} = 1mA$, $C_{IN} = 0.1\mu F$, $C_{OUT} = 10\mu F$, $T_A = T_J = -40^\circ C$ to $+125^\circ C$, unless otherwise noted. Typical specifications are at $T_A = +25^\circ C$. **Boldface limits apply over the operating temperature range, $-40^\circ C$ to $+125^\circ C$.** (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 8)	TYP	MAX (Note 8)	UNIT
PROTECTION FEATURES						
Output Current Limit	I_{LIMIT}	$V_{OUT} = 0V$	175	410		mA
Thermal Shutdown	T_{SHDN}	Junction Temperature Rising		+165		$^\circ C$
Thermal Shutdown Hysteresis	T_{HYST}			+20		$^\circ C$

NOTES:

- Dropout voltage is defined as $(V_{IN} - V_{OUT})$ when V_{OUT} is 2% below the value of V_{OUT} when $V_{IN} = V_{OUT} + 3V$.
- Enable to Regulation is the time the output takes to reach 95% of its final value with $V_{IN} = 14V$ and EN is taken from V_{IL} to V_{IH} in 5ns. For the adjustable versions, the output voltage is set at 5V.
- Parameters with MIN and/or MAX limits are 100% tested at $+25^\circ C$, unless otherwise specified. Temperature limits established by characterization and are not production tested.

Typical Performance Curves $V_{IN} = 14V, I_{OUT} = 1mA, V_{OUT} = 5V, T_J = +25^\circ C$, unless otherwise specified.




FIGURE 3. QUIESCENT CURRENT vs LOAD CURRENT




FIGURE 4. QUIESCENT CURRENT vs INPUT VOLTAGE (NO LOAD)




FIGURE 5. SHUTDOWN CURRENT vs TEMPERATURE (EN = 0)




FIGURE 6. OUTPUT VOLTAGE vs TEMPERATURE (LOAD = 50mA)




FIGURE 7. OUTPUT VOLTAGE vs LOAD CURRENT




FIGURE 8. START-UP WAVEFORM

Typical Performance Curves $V_{IN} = 14V, I_{OUT} = 1mA, V_{OUT} = 5V, T_J = +25^\circ C$, unless otherwise specified. (Continued)




FIGURE 9. POWER SUPPLY REJECTION RATIO (LOAD = 150mA)




FIGURE 10. LOAD TRANSIENT RESPONSE

Functional Description

Functional Overview

The ISL80138 is a high performance, high voltage, low-dropout regulator (LDO) with 150mA sourcing capability. The part is rated to operate over the -40°C to +125°C temperature range. Featuring ultra-low quiescent current, it is an ideal choice for “always-on” applications. It works well under a “load dump condition” where the input voltage could rise up to 40V. This LDO device also features current limit and thermal shutdown protection.

Enable Control

The ISL80138 has an enable pin, which turns the device on when pulled high. When EN is low, the IC goes into shutdown mode and draws less than 2µA. In “always-on” applications, EN can be tied to IN.

Current Limit Protection

The ISL80138 has internal current limiting functionality to protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current largely independent of the output voltage. If the short or overload is removed from V_{OUT}, the output returns to normal voltage regulation mode.

Thermal Fault Protection

In the event that the die temperature exceeds a typical value of +165°C, the output of the LDO will shut down until the die temperature cools down to a typical +145°C. The level of power dissipated, combined with the ambient temperature and the thermal impedance of the package, determines if the junction temperature exceeds the thermal shutdown temperature. See the “Power Dissipation” section on page 7 for more details.

Application Information

Input and Output Capacitors

A minimum 0.1µF ceramic capacitor is recommended at the input for proper operation. For the output, a ceramic capacitor with a capacitance of 10µF is recommended for the ISL80138 to maintain stability. The ground connection of the output capacitor should be routed directly to the GND pin of the device and also placed close to the IC.

Output Voltage Setting

The ISL80138 output voltage is programmed using an external resistor divider as shown in Figure 11.




FIGURE 11. OUTPUT VOLTAGE SETTING

The output voltage is calculated using Equation 1:

$$V_{OUT} = 1.223V \times \left(\frac{R_1}{R_2} + 1 \right) \quad (\text{EQ. 1})$$

Power Dissipation

The junction temperature must not exceed the range specified in “Recommended Operating Conditions” on page 3. The power dissipation can be calculated using Equation 2:

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{GND} \quad (\text{EQ. 2})$$

The maximum allowable junction temperature, T_{J(MAX)} and the maximum expected ambient temperature, T_{A(MAX)} will determine the maximum allowable junction temperature rise (ΔT_J), as shown in Equation 3:

$$\Delta T_J = T_{J(MAX)} - T_{A(MAX)} \quad (\text{EQ. 3})$$

To calculate the maximum ambient operating temperature, use the junction-to-ambient thermal resistance (θ_{JA}) as shown in Equation 4:

$$T_{J(MAX)} = P_{D(MAX)} \times \theta_{JA} + T_A \quad (\text{EQ. 4})$$

Board Layout Recommendations

A good PCB layout is important to achieve expected performance. Consideration should be taken when placing the components and routing the trace to minimize the ground impedance and keep the parasitic inductance low. The input and output capacitors should have a good ground connection and be placed as close to the IC as possible. The feedback trace in the adjustable version should be away from other noisy traces. The 14 Ld HTSSOP package uses the copper area on the PCB as a heat-sink. The EPAD of this package must be soldered to the copper plane (GND plane) for effective heat dissipation. Figure 12 shows a curve for θ_{JA} of the package for different copper area sizes.




FIGURE 12. θ_{JA} vs EPAD-MOUNT COPPER LAND AREA ON PCB

ISL80138

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

DATE	REVISION	CHANGE
January 11, 2012	FN7969.0	Initial Release.

Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil product families.

For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: [ISL80138](http://www.intersil.com/ISL80138)

To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff

FITs are available from our website at <http://rel.intersil.com/reports/search.php>

For additional products, see www.intersil.com/product_tree

Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.





For information regarding Intersil Corporation and its products, see www.intersil.com

Package Outline Drawing

M14.173B

14 LEAD HEAT-SINK THIN SHRINK SMALL OUTLINE PACKAGE (HTSSOP)

Rev 1, 1/10



NOTES:

- Dimension does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 per side.
- Dimension does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25 per side.
- Dimensions are measured at datum plane H.
- Dimensioning and tolerancing per ASME Y14.5M-1994.
- Dimension does not include dambar protrusion. Allowable protrusion shall be 0.80mm total in excess of dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm.
- Dimension in () are for reference only.
- Conforms to JEDEC MO-153, variation ABT-1.