



General Description

The AAT2608A is a member of AnalogicTech's Total Power Management IC^{TM} (TPMI C^{TM}) product family. It contains a fully integrated step-down converter and eight low dropout (LDO) regulators, making it ideal for general multiple rails applications.

The step-down converter is a 800mA synchronous converter which operates at a switching frequency of 1.5MHz, minimizing the size of external components while keeping efficiency greater than 90%. The step-down converter is capable of 1A of peak current and has an integrated compensation network. The input voltage range is 2.7V to 5.5V, and the output can be externally adjusted from 0.6V to 80% of the step-down converter's input voltage. It includes an independent enable to provide a convenient solution to implement any power up or power down sequencing.

The AAT2608A has eight high-PSRR LDOs which provides noise immunity to the generated power rails. The LDOs have independent enable pins to meet any power-up or power-down sequencing requirements. Each LDO requires a small output ceramic capacitor for stability. 5 of the LDOs have a fixed output which is programmed during manufacturing; 3 LDOs have adjustable outputs programmable with external resistors. LDOs 1, 2, 3 and 4 share the same input voltage as the step-down converter's control circuitry. LDO5 shares its input with LDO6; LDO7 shares its input with LDO8.

The AAT2608A is available in the small 28-pin 4mm x 4mm TQFN package.

Features


- 1.5MHz Step-Down Converter
 - 800mA, Externally Adjustable
 - Synchronous with Integrated Switches
 - Independent Enable
 - Independent Input Power and Ground
 - Operating Input Voltage Range of 2.7V to 5.5V
- LDO1, LDO2, LDO3 and LDO4 Regulators Share Same Input as the Step-down Converter
- · LDO5 and LDO6 are Tied to the Same Input
- LDO7 and LDO8 are Tied to the Same Input
- LDO1, LDO7 and LDO8 have Adjustable Outputs with External Resistors
- LDO2, LDO3, LDO4, LDO5 and LDO6 have Factory Programmed Outputs
- · All LDOs have:
 - Independent Enable
 - 300mA Current Capability
 - High PSRR (68dB @10KHz)
 - Low Ground Current (30μA)
 - Over-Current Protection
 - Over-Temperature Protection
 - Operating Input Voltage Range from 2.7V to 5.5V
- TQFN44-28 Package

Applications

- Cellular Application
- · Handheld Products
- Media Players (MP4 Players)
- Portable Navigation Devices (PND)



Typical Application






Pin Descriptions

Pin #	Symbol	Function
1	ENLD3	LDO3 enable; active high.
2	ENLD2	LDO2 enable; active high.
3	ENLD1	LDO1 enable; active high.
4	AGND	Analog ground.
5	VCC	Input to power control circuit for step-down converter, LDO1, LDO2, LDO3 and LDO4.
6	LDO1	LDO1 output voltage.
7	FBLDO1	Feedback pin for LDO1
8	LDO2	LDO2 output voltage.
9	LDO3	LDO3 output voltage.
10	LDO4	LDO4 output voltage.
11	LDO5	LDO5 output voltage.
12	LDO6	LDO6 output voltage.
13	LDO7	LDO7 output voltage.
14	FBLDO7	Feedback pin of LDO7.
15	FBLDO8	Feedback pin of LDO8.
16	LDO8	LDO8 output voltage.
17	VIN78	Input to LDO7 and LDO8.
18	VIN56	Input to LDO5 and LDO6.
19	ENLD8	LDO8 enable; active high.
20	ENLD7	LDO7 enable; active high.
21	ENLD6	LDO6 enable; active high.
22	VINBUCK	Power input to the step-down converter input.
23	LX	Switching node for step-down converter regulator.
24	PGND	Power ground for step-down converter regulator.
25	ENLD5	LDO5 enable; active high.
26	ENLD4	LDO4 enable; active high.
27	ENBUCK	Enable for step-down converter; active high.
28	FBBUCK	Feedback input for step-down converter regulator.

Pin Configuration

TQFN44-28 (Top View)





Absolute Maximum Ratings¹

Symbol	Description	Value	Units
	VIN, VCC, VIN5/6, VIN7/8, ENBK1, ENLD1, ENLD2, ENLD3, ENLD4, ENLD5, ENLD6, ENLD7, ENLD8, FBLD1, FBLD7 and FBLD8, FB to GND	-0.3 to 6.5	V
	LX to PGND	-0.3 to V _{VIN} + 0.3	V
	VOUT1, VOUT2, VOUT3, VOUT4 to GND	-0.3 to V _{VCC} + 0.3	\/
	VOUT5, VOUT6 to GND	-0.3 to V _{VIN5/6} + 0.3	V
	VOUT7, VOUT8 to GND	-0.3 to V _{VIN7/8} + 0.3	\/
	PGND to GND	-0.3 to +0.3	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \

Thermal Information²

Symbol	Description	Value	Units
θ_{JA}	Thermal Resistance	50	°C/W
P _D	P _D Maximum Power Dissipation 2		W
TJ	Operating Temperature Range	-40 to 150	
Ts	T _S Storage Temperature Range -65 to 150		°C
T _{LEAD}	Maximum Soldering Temperature (at leads, 10 sec)	300	

^{1.} Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum Rating should be applied at any one time.

^{2.} Mounted on an FR4 board.



Electrical Characteristics¹

 $V_{\text{CC}} = V_{\text{IN}} = V_{\text{IN56}} = V_{\text{IN78}} = V_{\text{INLDO}} = 5.0 \text{V}, -40 ^{\circ}\text{C} \leq T_{\text{A}} \leq +85 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are } T_{\text{A}} = 25 ^{\circ}\text{C}.$

Symbol	Description	Conditions	Min	Тур	Max	Units
Logic Cont	rol / Protection					
V_{ENLDx}	Input High Threshold		1.4			V
V _{ENBUCK}	Input Low Threshold				0.3	V
Step-Down	n Regulator					
V _{INBUCK} , V _{CC}	Input Voltage Range		2.7		5.5	V
Ι _Q	Quiescent Current	I _{OUT} = 0mA, device switching, all LDOs disabled		70		μΑ
I _{SD}	Shutdown Current	ENBK1 = GND		1		μΑ
V _{O_STEP-DOWN}	Output Voltage Programmable Range	Using external feedback resistors	0.6		80% of V _{IN}	V
V_{REG}	Output Voltage Accuracy	0°C ≤ T _A ≤ 85°C	-3		+ 3	%
I _{LIM}	P-Channel Current Limit		1000			m A
T _{STARTUP}	Startup Time	From device enable to 90% of nominal output voltage		100		μs
T _{RAMP}	Ramp-Up Time	Time to ramp output voltage from 10% to 90%		60		μs
R _{DS(ON)H}	High-Side Switch On-Resistance			260		mΩ
R _{DS(ON)L}	Low-Side Switch On-Resistance			220		mΩ
$\Delta V_{OUT} / (V_{OUT} \Delta V_{IN})$	Line Regulation			0.2		%/V
Fosc	Oscillator Frequency			1.5		MHz
UVLO	Under-Voltage Lockout Threshold	Falling		2		V
UVLO	Rising			2.2		V
Low-Dropo	out Regulators (LDO1-LDO8)					
V _{INLDO}	Input Voltage Range		2.7		5.5	V
V_{OUTx}	LDO Output Voltage	I _{LDO} = 1mA to 300mA, OTP per requirement	0.6		V _{INLDO} - V _{DO}	V
	LDO Accuracy	$I_{LDO} = 10 \text{mA}$	-3		+ 3	%
ΙQ	LDO Quiescent Current	V _{INLDO} = 5V, added quiescent current when LDO is enabled		30	55	μΑ
	Line Regulation	$I_{LDO} = 10 \text{mA}$		0.1		%/V
	Load Regulation	$I_{LDO} = 1 \text{mA to } 300 \text{mA}$		0.003		%/mA
	PSRR	$V_{INx} = 5V$, $V_{Ox} = 1.8V$, EN = HIGH, F = 10KHz, $I_{LDO} = 100$ mA		68		dB
V _{DO}	Dropout Voltage	$I_{LDO} = 250 \text{mA}$		250	500	m V
I _{LDO(LIM)}	LDO Current Limit		300			m A
Thermal						
T _{SD}	Over-Temperature Shutdown Threshold	Rising		145		°C
T _{HYS}	Over-Temperature Shutdown Hysteresis			25		°C

^{1.} Specification over the -40°C to +85°C operating temperature range is assured by design, characterization and correlation with statistical process controls.




Programming Output Voltages via OTP

Progra	ammable Output Volt	age Range	Resolution
Step-down1	Step-down1 0.6V 80% of V _{IN}		Externally Adjustable with 0.6V Internal Reference
LDO1	0.6V		Externally Adjustable with 0.6V Internal Reference
LDO2	0.6V	3.7V	100mV per OTP bit
LDO3 0.6V 3.7V		100mV per OTP bit	
LDO4 0.6V 3.7V		3.7V	100mV per OTP bit
LDO5 0.6V 3.7V		100mV per OTP bit	
LDO6	0.6V	3.7V	100mV per OTP bit
LDO7 0.6V			Externally Adjustable with 0.6V Internal Reference
LDO8 0.6V			Externally Adjustable with 0.6V Internal Reference




Typical Characteristics-Step-Down (Buck) Converter


Input Current vs. Input Voltage




Efficiency vs. Output Current (Buck V_{OUT} = 1.8V)



Load Regulation




Load Transient




Time (100µs/div)

Line Regulation (Buck V_{OUT} = 1.2V)



Soft Start




Time (100µs/div)




Typical Characteristics-LDO1-LDO8


Input Current vs. Input Voltage (Contributed By Each LDO)




Load Regulation (LDO1 V_{OUT} = 1.85V)




Load Regulation (LDO2 V_{OUT} = 2.6V)



Line Regulation (LDO1 V_{OUT} = 1.85V)



Line Regulation (LDO2 V_{OUT} = 2.6V)






Typical Characteristics-LDO1-LDO8 (continued)


Output Voltage Error vs. Temperature


(LDO1 $V_{OUT} = 1.85V$; $V_{IN} = 3.6V$)




Output Voltage Error vs. Temperature (LDO2 $V_{OUT} = 2.6V$; $V_{IN} = 3.6\dot{V}$)


1.0 I_{OUT} = 1mA 0.8 Output Voltage Error (%) I_{OUT} = 250mA 0.6 0.4 0.2 0.0 -0.2 -0.4 -0.6 -0.8 -1.0 -25 50 75 100 -50 Temperature (℃)





Time (200µs/div)






Time (200µs/div)

Power Supply Rejection Ratio (PSRR)


 $(V_{IN(DC)} = 5V; V_{OUT} = 1.85V; I_{OUT} = 100mA)$



Frequency (Hz)



Functional Block Diagram



Functional Description

The AAT2608A is a highly integrated voltage regulating power management unit for mobile handsets or other portable devices. It includes a 800mA switch-mode stepdown converter and eight low-noise, high-PSRR low-dropout (LDO) regulators. It operates from an input voltage between 2.7V and 5.5V making it ideal for lithium-ion or 5V regulated power sources. All nine converters have separate enable pins for ease of use.

Synchronous Step-Down (Buck) Converter

The AAT2608A switch-mode step-down converter is a constant frequency peak current mode PWM converter with internal compensation. The input voltage range is 2.7V to 5.5V. The output voltage range is 0.6V to 80% of $V_{\rm IN}$. The high 1.5MHz switching frequency allows the use of small external inductor and capacitor.



The step-down converter offers soft-start to limit the current surge seen at the input and eliminate output voltage overshoot. The current across the internal P-channel power switch is sensed and turns off when the current exceeds the current limit. Also, thermal protection completely disables switching if internal dissipation becomes excessive, thus protecting the device from damage. The junction over-temperature threshold is 145°C with 25°C of hysteresis.

The Buck converter is designed for a peak continuous output current of 800mA. It was designed to maintain over 80% efficiency at its maximum rated output current load of 800mA with a 1.2V output. Peak efficiency is above 90%. It also has excellent transient response, load and line regulation. Transient response time is typically less than 60ns.

LDO Regulators

The AAT2608A includes eight LDO regulators. The regulators operate from the 2.7V to 5.5V input voltage to a regulated output voltage. Each LDO regulator has its own independent enable pin. LDO regulators 1, 7 and 8 have adjustable output voltages set by resistors. LDO regulators 2 thru 6 have a fixed output programmed during manufacturing. Each LDO consumes $30\mu\text{A}$ of quiescent current and is stable with a small $1.0\mu\text{F}$ ceramic output capacitor. These LDOs offer high power supply rejection, over-current protection and over-temperature protection.

Feedback Resistor Selection

The output voltage of the buck converter and LDOs 1, 7 and 8 is each set with an individual resistor divider feedback network. The voltage output of the buck converter can be set between 0.6V and 80% of $V_{\rm IN}$. The voltage output of the LDOs can be set between 0.6V and $V_{\rm IN}$ - $V_{\rm DO}$.

V_{OUT} is defined by the following equation:

$$V_{OUT} = 0.6V \cdot \left(1 + \frac{R1}{R2}\right)$$

To minimize the current consumed by the voltage divider and to isolate the FB pin from noise, the resistor values for R1 and R2 should be beween $5k\Omega$ and $500k\Omega$.

Application Information

Synchronous Step-Down (Buck) Converter

The step-down converter uses peak current mode control with slope compensation to maintain stability for duty cycles greater than 50%. The output inductor value must be selected so the inductor current down slope meets the internal slope compensation requirements. Table 1 displays suggested inductor values for various output voltages.

Manufacturer's specifications list both the inductor DC current rating, which is a thermal limitation, and the peak current rating, which is determined by the saturation characteristics. The inductor should not show any appreciable saturation under normal load conditions. Some inductors may meet the peak and average current ratings yet result in excessive losses due to a high DCR. Always consider the losses associated with the DCR and its effect on the total converter efficiency when selecting an inductor.

Input Capacitor

Select a 4.7 μ F to 10 μ F X7R or X5R ceramic capacitor for the input; see Table 3 for suggested capacitor components. To estimate the required input capacitor size, determine the acceptable input ripple level (V_{PP}) and solve for C_{IN}. The calculated value varies with input voltage and is a maximum when V_{CC} is double the output voltage.

$$\begin{split} C_{\text{IN}} &= \frac{\frac{V_{\text{O}}}{V_{\text{IN}}} \cdot \left(1 - \frac{V_{\text{O}}}{V_{\text{IN}}}\right)}{\left(\frac{V_{\text{PP}}}{I_{\text{O}}} - \text{ESR}\right) \cdot F_{\text{S}}} \\ \frac{V_{\text{O}}}{V_{\text{IN}}} \cdot \left(1 - \frac{V_{\text{O}}}{V_{\text{IN}}}\right) &= \frac{1}{4} \text{ for } V_{\text{IN}} = 2 \cdot V_{\text{O}} \\ C_{\text{IN(MIN)}} &= \frac{1}{\left(\frac{V_{\text{PP}}}{I_{\text{O}}} - \text{ESR}\right) \cdot 4 \cdot F_{\text{S}}} \end{split}$$

Always examine the ceramic capacitor DC voltage coefficient characteristics when selecting the proper value. For example, the capacitance of a 10 μ F, 6.3V, X5R ceramic capacitor with 5.0V DC applied is actually about 6 μ F.



The maximum input capacitor RMS current is:

$$I_{RMS} = I_{O} \cdot \sqrt{\frac{V_{O}}{V_{IN}} \cdot \left(1 - \frac{V_{O}}{V_{IN}}\right)}$$

The input capacitor RMS ripple current varies with the input and output voltage and will always be less than or equal to half of the total DC load current.

$$\sqrt{\frac{V_O}{V_{IN}} \cdot \left(1 - \frac{V_O}{V_{IN}}\right)} = \sqrt{D \cdot (1 - D)} = \sqrt{0.5^2} = \frac{1}{2}$$

For $V_{IN} = 2 * V_{O}$

$$I_{RMS} = \frac{I_0}{2}$$

The term $\frac{V_O}{V_{IN}} \cdot \left(1 - \frac{V_O}{V_{IN}}\right)$ appears in both the input voltage ripple and input capacitor RMS current equations and is a maximum when V_O is twice V_{CC} . This is why the input voltage ripple and the input capacitor RMS current ripple are a maximum at 50% duty cycle.

The input capacitor provides a low impedance loop for the edges of pulsed current drawn by the AAT2608A step-down switching regulators. Low ESR/ESL X7R and X5R ceramic capacitors are ideal for this function. To minimize stray inductance, the capacitor should be placed as closely as possible to the IC. This keeps the high frequency content of the input current localized, minimizing EMI and input voltage ripple.

A laboratory test set-up typically consists of two long wires running from the bench power supply to the evaluation board input voltage pins. The inductance of these wires, along with the low-ESR ceramic input capacitor, can create a high Q network that may affect converter performance. This problem often becomes apparent in the form of excessive ringing in the output voltage during load transients. Errors in the loop phase and gain measurements can also result.

Since the inductance of a short PCB trace feeding the input voltage is significantly lower than the power leads from the bench power supply, most applications do not exhibit this problem.

In applications where the input power source lead inductance cannot be reduced to a level that does not affect the converter performance, a high ESR tantalum or aluminum electrolytic should be placed in parallel with the low ESR, ESL bypass ceramic. This dampens the high Q network and stabilizes the system.

Output Capacitor

The output capacitor limits the output ripple and provides holdup during large load transitions. A $10\mu F$ to $22\mu F$ X5R or X7R ceramic capacitor typically provides sufficient bulk capacitance to stabilize the output during large load transitions and has the ESR and ESL characteristics necessary for low output ripple; see Table 2 for suggested capacitor components

The output voltage droop due to a load transient is dominated by the capacitance of the ceramic output capacitor. During a step increase in load current, the ceramic output capacitor alone supplies the load current until the loop responds. Within several switching cycles, the loop responds and the inductor current increases to match the load current demand. The relationship of the output voltage droop during the several switching cycles to the output capacitance can be estimated by:

$$C_{\text{OUT}} = \frac{3 \cdot \Delta I_{\text{LOAD}}}{V_{\text{DROOP}} \cdot F_{\text{S}}}$$

Once the average inductor current increases to the DC load level, the output voltage recovers. The above equation establishes a limit on the minimum value for the output capacitor with respect to load transients.

The internal voltage loop compensation also limits the minimum output capacitor value to $10\mu F$. This is due to its effect on the loop crossover frequency (bandwidth), phase margin, and gain margin. Increased output capacitance will reduce the crossover frequency with greater phase margin.

The maximum output capacitor RMS ripple current is given by:

$$I_{\text{RMS(MAX)}} = \frac{1}{2 \cdot \sqrt{3}} \cdot \frac{V_{\text{OUT}} \cdot (V_{\text{IN(MAX)}} - V_{\text{OUT}})}{L \cdot F_{\text{S}} \cdot V_{\text{IN(MAX)}}}$$

Dissipation due to the RMS current in the ceramic output capacitor ESR is typically minimal, resulting in less than a few degrees rise in hot-spot temperature.





LDO Regulators

Input Capacitor

Typically, a 1.0 μ F or larger ceramic capacitor is recommended for C_{VCC} , $C_{IN5/6}$, and $C_{IN7/8}$ in most applications. The input capacitor should be located as close to the input (VCC/VIN5/6/VIN7/8) of the device as practically possible. C_{VCC} , $C_{IN5/6}$, and $C_{IN7/8}$ values greater than 1.0 μ F will offer superior input line transient response and will assist in maximizing power supply ripple rejection.

Output Capacitor

For proper load voltage regulation and operational stability, a capacitor is required between the LDOx and AGND pins. The C_{OUTx} capacitor connection to the LDO regulator ground pin should be made as direct as practically possible for maximum device performance.

The AAT2608A's LDO regulators have been specifically designed to function with very low ESR ceramic capacitors. Although the device is intended to operate with these low ESR capacitors, it is stable over a very wide range of capacitor ESR, thus it will also work with higher ESR tantalum or aluminum electrolytic capacitors. However, for best performance, ceramic capacitors are recommended.

Typical output capacitor values for maximum output current conditions range from 1µF to 10µF.

Thermal Calculations

There are three types of losses associated with the AAT2608A total power management solution (one stepdown converter and eight LDO regulators): switching losses, conduction losses, and quiescent current losses. Conduction losses are associated with the R_{DS(ON)} characteristics of the internal power switches/FETs of both of the stepdown regulators and the power loss associated with the voltage difference across the pass switch/FET of the four LDO regulators. Switching losses are dominated by the gate charge of the power output switching devices. At full load, assuming continuous conduction mode (CCM), a simplified form of the losses is given by the following (quiescent and switching losses are ignored, since conduction losses are so dominant):

$$\begin{split} P_{B} = \frac{I_{OB}^{2} \cdot (R_{DS(ON)H} \cdot V_{OB} + R_{DS(ON)L} \cdot [V_{INB1} \cdot V_{OB1}])}{V_{IN}} \\ P_{LDO1} = I_{LDO1} \cdot (V_{CC} \cdot V_{OL1}) \\ P_{LDO2} = I_{LDO2} \cdot (V_{CC} \cdot V_{OL2}) \\ P_{LDO3} = I_{LDO3} \cdot (V_{CC} \cdot V_{OL3}) \\ P_{LDO4} = I_{LDO4} \cdot (V_{CC} \cdot V_{OL4}) \\ P_{LDO5} = I_{LDO5} \cdot (V_{IN5/6} \cdot V_{OL5}) \\ P_{LDO6} = I_{LDO6} \cdot (V_{IN5/6} \cdot V_{OL6}) \\ P_{LDO7} = I_{LDO7} \cdot (V_{IN7/8} \cdot V_{OL7}) \\ P_{LDO8} = I_{LDO8} \cdot (V_{IN7/8} \cdot V_{OL8}) \\ P_{LDO8} = I_{LDO8} \cdot (V_{IN7/8} \cdot V_{OL8}) \end{split}$$

 P_{B} : Power dissipation of the DC-DC regulator I_{OB} : Output current of the specific DC-DC regulator $R_{\text{DS(ON)H}}$: Resistance of the internal high-side switch/FET $R_{\text{DS(ON)L}}$: Resistance of the internal low-side switch/FET V_{OB} : Output voltage of the DC-DC regulator V_{CC} : Input voltage of the DC-DC regulator and LDOs 1 to 4

 $P_{TOTAL} = P_B + P_{LDO1} + P_{LDO2} + P_{LDO3} + P_{LDO4} + P_{LDO5} + P_{LDO6} + P_{LDO7} + P_{LD}$

 P_{LDOx} : Power dissipation of the specific LDO regulator I_{LDOx} : Output current of the specific LDO regulator $V_{IN5/6}$: Input voltage of regulators LDO5 and LDO6 $V_{IN7/8}$: Input voltage of regulators LDO7 and LDO8 V_{OLx} : Output voltage of the specific LDO regulator P_{TOTAL} : Total power dissipation of the AAT2608A

Since $R_{DS(ON)}$ and conduction losses all vary with input voltage, the dominant losses should be investigated over the complete input voltage range. Given the total conduction losses, the maximum junction temperature (125°C) can be derived from the θ_{JA} for the TQFN44-28 package which is $50^{\circ}\text{C}/W$.

$$T_{J(MAX)} = P_{TOTAL} \cdot \theta_{JA} + T_{A}$$

 $T_{J(MAX)} = P_{TOTAL} \cdot \theta_{JA} + TA$

T_{J(MAX)}: Maximum junction temperature

P_{TOTAL}: Total conduction losses

Θ_{JA}: Thermal impedance of the package

T_A: Ambient temperature



Layout

The suggested PCB layout for the AAT2608A is shown in Figures 4 and 5. The following guidelines should be used to help ensure a proper layout.

- The input capacitors (C1, C2, C3, C4) should connect as closely as possible to VIN (Pin 22), VIN56 (Pin 18), VIN78 (Pin 17), and VCC (Pin 5), and AGND/ PGND (Pins 4 and 24).
- C13 (the step-down regulator output capacitor) and L1 should be connected as closely as possible. The connection of L1 to the LX pin should be as short as possible.
- The feedback trace or FBx pin (Pins 7, 14, 15, and 28) should be separate from any power trace and

- connect as closely as possible to the load point. Sensing along a high current load trace will degrade DC load regulation. If external feedback resistors are used, they should be placed as closely as possible to the FBx pin (Pins 7, 14, 15, and 23) to minimize the length of the high impedance feedback trace.
- 4. The resistance of the trace from the load return to the PGND (Pins 24) should be kept to a minimum. This will help to minimize any error in DC regulation due to differences in the potential of the internal signal ground and the power ground.
- 5. For good thermal coupling, PCB vias are required from the pad for the TQFN44-28 exposed paddle to the ground plane.

Manufacturer	Part Number/ Type	Inductance (µH)	Rated Current (A)	DCR (mΩ) (max)	Size (mm) LxWxH
		1.2	4.3	25	
TDK	LTF5022	1.8	3.6	32	5x5.2x2.2
וטא	LIFOUZZ	2.2	3.2	40	3X3.2X2.2
		3.3	2.5	60	
		1	2.6	30	
	WE-TPC Type M	1.8	2.35	50	4 0 4 0 4 0
		2.7	2.03	60	4.8x4.8x1.8
		3.3	1.8	65	
Wurth Electronik	WE-TPC Type MH	1.2	2.8	20	
		1.8	2.45	25	
		2.2	2.35	28	4.8x4.8x2.8
		2.7	1.95	30	
		3.3	1.8	35	
		1	4	19 (typ)	
Murata	LOUEED	1.5	3.7	22 (typ)	FyF 7y4 7
Murata	LQH55D	2.2	3.2	29 (typ)	5x5.7x4.7
		3.3	2.9	36 (typ)	

Table 1: Suggested Inductor Components.

Manufacturer	Part Number	Value	Voltage	Temp. Co.	Case
AVX	0603ZD105K	1μF	10	X5R	0603
AVA	0603ZD225K	2.2µF	10	ASK	0603
	C1608X5R1E105K	1μF	25		
	C1608X5R1C225K	2.2µF	16		0603
TDK	C1608X5R1A475K	4.7µF	10	X5R	
	C2012X5R1A106K	10μF	10		0805
	C3216X5R1A226K	22µF	10		1206
	GRM188R61C105K	1μF	16		0603
Murata	GRM188R61A225K	2.2µF	10	X5R	0003
iviurata	GRM219R61A106K	10μF	10		0805
	GRM31CR71A226K	22µF	10	X7R	1206
Taiyo Yuden	LMK107BJ475KA	4.7µF	10	X5R	0603

Table 2: Suggested Capacitor Components.






Figure 1: AAT2608A Evaluation Board Schematic.




Figure 2: AAT2608A Evaluation Board Top Side PCB Layout.




Figure 3: AAT2608A Evaluation Board Bottom Side PCB Layout.



Ordering Information


	Package	Marking ¹	Part Number (Tape and Reel) ²
7	TQFN44-28	9RXYY	AAT2608AINJ-1-T1




All AnalogicTech products are offered in Pb-free packaging. The term "Pb-free" means semiconductor products that are in compliance with current RoHS standards, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. For more information, please visit our website at http://www.analogictech.com/aboutus/quality.php.

Package Information³


TQFN44-28




Top View



Bottom View





All dimensions in millimeters.

^{1.} XYY = assembly and date code.

^{2.} Sample stock is generally held on part numbers listed in BOLD.

^{3.} The leadless package family, which includes QFN, TQFN, DFN, TDFN and STDFN, has exposed copper (unplated) at the end of the lead terminals due to the manufacturing process. A solder fillet at the exposed copper edge cannot be guaranteed and is not required to ensure a proper bottom solder connection.



AAT2608A

8 Channel LDO with DC/DC Converter

Revision History

	Date	Revision	Edits
5/	5/2010	2608A.2010.05.1.2	1. package drawing replaced p.16.

Advanced Analogic Technologies, Inc. 3230 Scott Boulevard, Santa Clara, CA 95054 Phone (408) 737-4600 Fax (408) 737-4611



© Advanced Analogic Technologies, Inc

Analogic Technologies, Inc.
An